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Summary
This thesis describes the design and development of a super-precision programmable
current source that can deliver up to about ±100 rnA to an inductive load. The load
is intended typically to be a coil in a coil/magnet actuator that provides a force which
is proportional to the current, and results in a linear and well defined movement of
an elastic flexure mechanism. The particularly demanding application of long-range
x-ray interferometry required two tracking current sources that offered a resolution
to better than 1 part in 500,000 and this could not be satisfied by commercially
available instruments. Consequently it was necessary to design, construct and test two
identical supplies (or drives); a non-trivial and very demanding task since
exceptionally slow drives scans needed to be accommodated. Temporal stability is
therefore critical. Although the operational bandwidth can be kept small, noise up to
over 1 kHz must be rigorously suppressed to avoid exciting resonances in the system
being driven. Commercial 20-bit digital-to-analogue converters could not be utilised
to provide a resolution of 1part per million, because they are invariably designed for
audio applications and have unacceptable drifts with temperature and time. The
integral non-linearity had to be less than ±O.0007% (15 ppm) and the design actually
achieves ±O.5 ppm by using an embedded precision analogue-to-digital converter to
form a servo-loop within each drive. A desk-top computer (PC) accepts setpoints via
a serial communications channel, and simultaneously controls the servo-loops for two
drives by the exchange of simple messages via optically isolated links. The major
components within each drive are, an embedded 8-bit micro-controller, two DAC's
providing coarse and fine voltage settings, a precision voltage-to-current converter,
a precision ADC and an ADC which monitors critical nodes, all of which are
discussed in considerable detail together with the algorithms and software in the PC
and microcontroller. Circuit simulations were an important part of preliminary studies
and are presented along with measures of actual performance. It is shown that the
drives achieve not only a resolution of 1ppm but that all other operational parameters
are of a similar order. A number of proposals are made for alternative methods which
represent the foundations for future work.
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Chapter 1 Application of precision coil/magnet actuators
"Thefirst experimental investigation of the interaction between coils carrying electric
currents was performed by Ampere during the years 1820-5, and the work was
continued by Oersted, Biot and Savart. ... Both a magnet and a current-carrying coil
are said to produce a magnetic field described by a flux density B, which exerts
forces on other coils or magnets", [l.lJ
It seems unlikely that these scientists could have foreseen the far reaching
consequences of the discoveries which underpin the present work. It would probably
have been beyond their belief that it is now possible to control current flow so finely
that, through the subsequent minute variations in forces between coils and magnets,
movements smaller than the atomic spacing of silicon can be made and measured. But
such is now the case and the remainder of this thesis is devoted to an explanation of
a technique which does just this, and in particular the design, construction and testing
of a super-precision programmable current source. Such sources can have many
applications but the current work arose from the need for a technology breakthrough
to control adequately low-speed nanometric movements using electromagnetic
actuators and the thesis addresses issues in this context.
1.1 Coil/magnet geometries and actuators
In regard to the relationship between forces due to current carrying conductors the
simplest 'mathematical object' to be analyzed was the force between two infinitely
long parallel conductors. Of course this arrangement cannot be realised an practice
and further analysis was performed on closed loops, ideal coils and solenoids in order
to determine the variation of magnetic field strength, H, with position. Probably the
most notable early achievement was by Helmholtz (1821-1894) who showed that if
two identical circular coils of radius a, are placed parallel and co-axial a distance r
apart, the field near their geometric centre is uniform over a significant region when
r=a. This is because at the centre dH/dr, d2H/dr2 and d3H/dr3 are all zero. (actually
Helmholtz made a more notable contribution to science in 1847 when he put forward
the 'Law of conservation of energy'. But it was rejected for publication by the editor
of Annalen der Physik! [1.2])
For real coils, which use wire of finite diameter, with subsequent limits on packing
density, expressions for H in terms of some orthogonal co-ordinate system (x,y,z)
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may involve integrals which have no analytic solution. Alternatively expressions may
be so complicated that it is difficult to plot graphs of H(x,y ,z) by hand. However with
the advent of digital computers numerical modelling became easier and new
expressions were developed.[1.3]
If a bar magnet is positioned near or within a coil, it experiences a force which is
proportional to the current in the coil. If it is fixed to an elastic support, it will move
until the force due to the current (driving force) equals the elastic restoring force. A
simple arrangement is depicted in Figure 1.1.
Figure 1.1 - Flexure mechanism with coil/magnet actuator
Even if the restoring force varies linearly with displacement, the net movement is
usually not linear because the driving force varies with absolute position. However
work done by Smith and Chetwynd [1.4] shows there to be a optimised design of coil
such that the driving force is essentially independent of position over a certain region.
The significance of this is not in the design of large coils with constant fields over
millimetres, but rather small coils which provide a useful range of several
micrometres. Such coil/magnet combination can then be used in a wide range of
applications under the general heading of nanotechnology. For example, in the design
of high precision translation mechanisms [1.5] and the control of instruments for the
measurement of surface profile [1.6]. Of course coil/magnet combinations have been
used for moving-coil motors; e.g. in loudspeakers, and for the head positioning in
some disc drives; as well as force balancing techniques for weighing [1.7]. In trying
to scale moving-coil devices to provide small movements the problems associated with
mechanical coupling become increasingly severe. Consequently moving-coil systems
are considered as macroscopic applications and not discussed again. Instead the
Base
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emphasis is on systems using moving-magnets to achieve microscopic displacements.
In moving to ever smaller currents, forces and therefore displacements, it becomes
increasingly difficult to measure the actual displacement and thereby characterise the
behaviour of precision actuators. It should be noted that there is a difference between
the detection of small movements and the measurement of absolute position. For
example capacitive gauges [1.8] can detect picometre movements and, by a servo-
loop, maintain the relative position of two components, but are not so useful for long
range absolute measurements. Optical laser interferometers can be used to measure
displacements down to about 10 nm relatively easily [1.9], but this is still large
compared with the potential resolution afforded by magnet/coil actuators which may
better 10 pm [1.10]. Consequently an alternative method of measurement is needed
which is reliable, accurate and above all traceable to the international definition of the
metre.
1.2 X-ray interferometry
To provide a traceable measurement an internationally recognised scale is needed, and
this may be provided by the lattice parameter for silicon, which has been referenced
to the absolute length scale at PTB in Germany [1.11] and is characterised to a
precision of better than 1 part in 107• In 1965 Bonse and Hart [1.12] showed how an
X-ray interferometer could be built, and subsequently Hart suggested that it be used
to create an 'Angstrom ruler' [1.13]. However, according to Chetwynd [1.14] it was
not until 1983 that the application as a ruler was seriously pursued with the
demonstration of its use as a microdisplacement calibrator by Chetwynd et al [1.15].
The operation of an x-ray interferometer is theoretically complex (see cited
references) and is not directly of concern to the work here. Suffice it to say that
scanning one thin 'blade' of a single crystal of silicon past other parallel blades causes
a modulation in the intensity of a transmitted x-ray beam that varies sinusoidally with
the pitch of the lattice. In effect, the system behaves as an incremental grating of
pitch equal to the lattice parameter.
Other work in this area includes that by Becker and Seyfried in 1989 [1.16] who used
Piezoelectric (PZT) drives, and Bowen et al in 1990 [1.17] who used a silicon
monolith and coil/magnet actuator to produce controlled displacements of less than
0.01 nm. A significant advantage of using a coil/magnet actuator over PZT stacks is
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that small unwanted movements of the coil caused by vibrations in the ground, do not
result in such vibrations in the magnet attached to the monolith, because the force in
almost independent of position [1.4].
Bowen, Chetwynd and Smith were all established members of the Centre for
Microengineering and Metrology (renamed in 1994 as the Centre for Nanotechnology
and Microengineering) at the University of Warwick, when the Department of Trade
and Industry (DTI) invited tenders for the design and manufacture of a "Traceable
secondary standard displacement facility with sub-nanometre resolution - DTI
reference MPU 8/0.13". Their collective experience lead to a proposal for an
instrument which used a silicon monolithic x-ray interferometer, which in principle
could meet the required resolution of 0.02 nm over a range of 10 p.m. That is to say
the mechanical properties of a suitable monolith were sufficiently well understood that
together with a coil/magnet actuator the required movements could be obtained if the
current in the coil could be controlled sufficiently well. In fact two programmable
current sources were needed because, in order to obtain fringes over the desired
range, there must be active compensation for twisting caused by a variety of
secondary and parasitic effects which may be ignored over shorter ranges. At this
time the author became involved with the project and defended the view that the
design of a programmable current source with a resolution of 1 part in 500,000 was
feasible, although a non-trivial and potentially very difficult task. The intended mode
of operation of the instrument meant that not only was the resolution to approach 1
part per million (ppm), but also the noise, integral non-linearity and stability over
long periods needed to be of the same order.
Figure 1.2 shows the general construction of a silicon monolith for use as an x-ray
interferometer, while Figure 1.3 gives the arrangement of the drive proposed to the
DTI. It has a cross bar and two magnets and coils in order to provide a trim torque
to compensate for parasitic motion. Also, the use of two coils results in a lower total
power dissipation for a given force.
Although much of the discussion for the requirements of a precision programmable
Current source which follow refer to x-ray interferometry, it would be wrong to
conclude that this it the only application. Many other applications come to mind
including atomic force microscopy, x and y translation for surface measurements,
magnetic lensing in electron microscopes and movement of mirrors in optical
metrology. The requirements for long-range x-ray interferometry are particularly
demanding and are regarded as a sensible vehicle for developments and discussions.
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Figure 1.2 - Silicon monolith [1.14]
moving
leaf type flexures
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Figure 1.3 - Silicon monolith with two magnets [1.18]
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1.3 Coil arrangements for translation and twist
For a given monolith there may be an axis along which a force can be applied that
will result in translation without any rotation. However imperfections in the
machining of the leaf-springs and the inability to define the exact position of the
magnet make it such that a torque, and therefore rotation or twist, is expected. For
long-range interferometers the problems associated with unwanted rotation cannot be
ignored as they degrade the contrast of the fringes and active compensation schemes
must be used to ensure optimum performance.
In order to provide independent control over linear force (for translation) as well as
torque (for twist compensation), at least two current sources are needed, and
Figure 1.4 shows three topologically different, yet symmetrical, coil arrangements
which provide this.~------------------------------------~
a)
1
HI
L',JJ
b)
1
H2
LT2 ===========_j
Figure 1.4 - Coil Arrangements
The arrangement shown in Figure l.4a) is the most obvious extension from previous
work. It shows a main linear drive, L, associated with the centre coil and magnet
MO, and a torque drive, T, with the outer two magnets MI and M2. The outer coils
are wound in opposite directions so they can induce a torque with no net linear force.
Unfortunately, magnets M1 and M2 will not be identical, nor for that matter will be
the geometry of the coils or the distances from the main axis of the platform, and this
will result in a linear displacement whenever a simple torque is required.
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A refinement is shown in Figure l.4b) which uses only two magnets with over-wound
coils. Once again the intention is to be able to trim any twist of the platform by
careful control of a torque. There are numerous sources of error which can result in
either an undesirable torque or linear force. However the arrangement is better than
a) because the force required for linear movement of the platform is now split
between two coils. This means that the current in each coil need be only half that
using one coil, and the power per coil will be reduced to one quarter. In turn this
means the effects of local heating are reduced.
In both a) and b) the current for the linear drive, L, will be orders of magnitude
greater than the torque drive, T. This difference is easy to accommodate by using
similar drive circuits acting on coils with a differing number of turns.
The arrangement in Figure l.4c) is easier to build and understand than b) but
necessitates two drive circuits with exactly the same performance if both coils are to
produce the same forces for the same control codes. In fact this is the ideal situation
and differences between MI and M2, as well asymmetries in the geometry of the
coils will require the offsets and gains of the two drives to be different, but
maintained at a fixed ratio. The names of the drive signals are changed from L and
T, to LTI and LT2, to reflect the change in use; suitable increases in common to
them both will cause a linear movement, while differential changes will cause a
rotation.
Two coils may be used to achieve control of translation and twist in one plane but it
may be advantageous for some mechanisms to allow controlled movements in several
planes. The application of forces at a number of positions may cause direct and
desirable movement, or may compensate for unwanted parasitic effects. The designs
for flexure mechanisms, possibly using multiple webbed hinges, are beyond the
present work, but it is possible that design rules may be reconsidered if
programmable current sources are sufficiently cheap and accurate, that numerous
coil/magnet actuators may be employed.
1.4 Requirementsfor a programmable current source
The requirements for the current source depend upon the exact nature of the
application but the needs of the x-ray interferometer are considered so severe that
they place an upper limit on the performance a source must achieve. Consequently
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if a source may be used for the interferometer it will necessarily be capable of
numerous other applications, although perhaps limited by economic considerations.
To satisfy the requirements of the DTI project the resolution must be at least 1 part
in 500,000, and it is practical to try and better this by aiming for 1 part in 106, or 1
ppm. It is reasonable to assume that, whatever means is used to determine the
current, it will rely on digital components, which form a binary scale. This binary
scale needs 20 bits since 1 ppm most closely maps to 1 bit in 220, (where
220= 1048576). Furthermore, given a range of 10 ILm and that the < 111> lattice
parameter for silicon is about 0.313 nm, there will be (10 x 10-6)/(0.313 x 10-9) =
31949 fringes.
It is now important to mention that during operation of the x-ray interferometer as a
calibration facility, other position sensors will measure the displacement of the
monolith and, to test their accuracy in different absolute positions, it is convenient to
move several micrometres in a single 'jump'. Without this facility it is necessary to
track the movement across every (intermediate) fringe, and to do so requires photon
counting to take place at two points in each fringe. The x-ray energy is kept low to
avoid unwanted heating; consequently the count rates are low, and it takes many
(> 10) seconds to determine the position within a fringe. For example, a 1 ILm
movement corresponds with about 3000 fringes, which implies a scan takes 30000
seconds (say), or over 8 hours. Jumping over fringes relies on being confident that
the actuator, and indirectly the current source, has indeed placed the monolith to
within half a fringe width of the expected fringe. So long as the correct fringe has
been found, the exact position ± 10 pm may be found by making small additional
movements and monitoring of changes in photon count rates. Alternatively full
determination of the position within a fringe may be obtained without further
movement if a phase-stepping technique is incorporated [1.19]. If a binary scale is
perfectly matched to the position of the fringes, then N binary counts will correspond
to exactly N fringes. Unfortunately, whatever digital-to-analogue conversion process
is used will be inaccurate and even if it offers monotonic performance and resolution
to 1 ppm a lower bound can be calculated for its integral non-linearity if 'jumping'
is to be achieved. The permissable uncertainty can be explained with the aid of
Figure 1.5. Consider a jump from fringe x to fringe x+n, and that, in the first
instance, the position is bounded by points p and q (± 112 fringe). A small increase
moves these bounds to p' and q', but the interpretation about absolute position is
ambiguous because a fringe boundary has been crossed. Suppose, instead, that the
position is bounded by the points a and b (± ~ fringe). Then a small increase bounds
- 8 -
the position by a' and b' which is within the same fringe and allows determination of
the absolute position by interpolation. In fact the constraint of + lA fringe is
unnecessarily tight, but on a binary scale it is the next best range when + 1/2 fringe
is rejected.
Ideal jumpFringe x x+n
! a b- --- -------------------- .._..--·,1----- _.._-_ __ _ -- ..--------- ------ ------------ ----
,
r,,
Figure 1.5 - Jumping fringes
Since the range of 10 JLmcontains 31949 fringes, which maps closely to a 15-bit scale
with 32768 intervals, the corresponding required integral non-linearity (INL) is ± lA
of the least significant bit (LSB). Expressed as a percentage of full scale this is
±0.OOO7%,and if it were not for the need for 20-bit resolution a practical realisation
of this bound can be achieved using a 16-bit DAC with an 1NL of +1/2 LSB, such as
part DAC729KH by Burr Brown.
The lower bound of ±0.OOO7%of full scale for 1NL is actually optimistic since it
assumes no other sources of error exist. In general any DAC will experience a drift
with time and temperature of both the span and the zero point. Although this may not
cause problems for movements throughout fringes, it could cause a fringe to be
missed when 'jumping' over many fringes. Chetwynd et al in [1.14] propose that
running calibrations may be performed which help to track slow changes in the
performance of the current source(s), and this may be a practical approach to
overcome some of the problems. However it is only made possible because the
interferometer provides an accurate ruler, and for other applications it is advantageous
to use a programmable current source to provide open-loop positional control. To this
end a design target was set to achieve not only a resolution of 1 ppm, but for all
parameters to be of this order; including 1NL, DNL, drift/vC and noise.
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Based on previous work with coil/magnet actuators within the Centre for
Nanotechnology and Microengineering, an upper bound of ± 100 mA was placed on
the current requirements for a single coil. Two identical sources were needed for this
application and a thorough survey revealed that no commercial supplies had the
necessary performance.
I.S (Un)suitability of commercial programmable current sources
There are many manufacturers that make programmable voltage and current sources
which are designed to deliver power to a load and not intended as reference sources
for calibration. In studying the catalogues for companies such as Hewlett Packard,
Fluke and Philips, a pattern emerges as to the general characteristics of the supplies.
Firstly, there are very many more supplies with voltage outputs than with current
outputs, and the maximum output power may be between 50 and 2000 watts.
Secondly, the resolution is often stated in such a way as to suggest the use of aN-bit
DAC, where N is typically 12 to 14. Figure 1.6 shows the 'best' of what was
available in 1992, and only Marconi model 103A comes close to the required
performance. Even though it offers a resolution of about 1ppm the linearity is quoted
at only 0.005% (50 ppm) on the +100mA range.
Make Hodel Range Step Res. Ten.,.Co linearity Noise Connents
bits re
Keithley 224 :l:100mA SO~ 12 12~ 1 100ppm Non-Inductive load
Fluke PM2831 :l:IA 12 1 1 2mA
HP 6625A SOOmA 100~ 14 1 1 O.lmA
Marconi 103A :l:llOmA 100nA 20 1 0.005" t DC Reference
? = parameter not available
Figure 1.6 - Commercial current sources [1.20 to 1.23]
Although every effort was made to identify all commercial sources at the start of this
research work, model 103A by Marconi was not found until after the design ideas
based on pulse width modulation discussed in this thesis had already been established
independently. It is therefore interesting to note that an entry in a Marconi catalogue
[1.20] describes the instrument as " .. a dc voltage and current reference source ..
based on a unique pulse width modulation digital/analogue conversion principle .. ".
The resolution is quoted as 100 nA from ± 100 nA to ± 109.9999 mA, which
supports the view that internally 6 decades of binary coded decimal (BCD) counters
are used to create a digital controlled PWM signal. Detailed study of the
specifications shows the linearity for the voltage output to be 0.001 %, which is 5
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times better than the current output. Perhaps a voltage-to-current converter is
employed with inherent non-linearities that limits the performance. Unfortunately no
specification is provided for current noise, and with limited linearity the instrument
would not have been good enough for the intended application.
The unsuitability of commercial programmable current sources meant that a dedicated
supply had to be designed. The rest of the thesis discusses the issues raised in trying
create a suitable supply, specific problems and solutions, as well as construction
details, performance characteristics and suggestions for future work.
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Chapter 2 Design ideas, problems and constraints
The suitability of driving flexure mechanisms by high-compliance coil/magnet force
actuators to provide smooth precision movements was discussed in section 1.1. The
resolution may be as good as ±5 pm over 10 ",m if the drive current(s) can be
controlled sufficiently well, but this is difficult because it represents a range to
resolution of 2,000,000: 1. Since a typical operating voltage is 2 volts the uncertainty
must be less than 1 ",V, and at this level electronic noise becomes the limiting factor.
Operating the coil at constant voltage was acceptable for the original experiments but
since the force depends on current it is much better to operate the coil at constant
current, and thereby eliminate changes due to fluctuations in the coil resistance which
occur as the temperature changes.
As a design goal, and because of the constraints of a particular application in X-ray
interferometry, it was necessary to design a programmable current source with a
resolution of 1 part in 1 million (or 1 part in 220), with correspondingly small drift,
noise and non-linearities. This specification is extremely challenging as problems
rapidly escalate in trying to go beyond about 17 bits. This chapter discusses these
problems and culminates in the proposal for a specific approach and design.
2.1 Generic problems in high-precision electronic instrumentation
To many people the design of electronic circuits is considered as something of an Art
[2.1], perhaps because the union of components to make a meaningful whole is seen
in much the same way as an artist blending colours and textures to create a pleasing
effect. Even in more informed circles this notion is given some credence as the
inventiveness needed to design an elegant circuit for a specific function is not
commonplace, and the designer is perceived to have a talent akin to that of an artist.
However the analogy is deficient and misleading for the electronic design engineer
will invariable use models of the real components during the design process, whereas
the artist will use real components (pigments) almost straight away. If the object of
electronic design is to produce a circuit diagram that has aesthetic appeal then perhaps
it is an art form, but unlike a painting the circuit diagram is merely an intermediate
stage. What the designer really seeks to create is a physical working circuit, which
can only operate as expected if there is a strong correspondence between the meaning
attributed to the symbols on the circuit diagram and the behaviour of physical
components. Unfortunately the models of analogue circuits become increasingly
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simplistic and inaccurate as the desired resolution increases, and very much more
effort and understanding is needed to predict the overall performance of each circuit
element.
For super-precision current sources where the resolution and linearity are to be about
1 part per million of full scale output (ppm FSO) there is the implied requirement that
long term drift, noise and variations with temperature be correspondingly small. This
necessitates models of components to hold true for six orders of magnitude, which is
often not the case. Models are developed either by theoretical analysis of the physical
principles by which a component works, by experimental observations, or more
usually by studying data sheets published by a manufacturer. For an individual
component it may be possible to characterise its operation to better than 1ppm under
all anticipated operating conditions in the near future, but this does not cater for
hitherto undiscovered mechanisms of aging due to, say, background cosmic
radiation. It is most unlikely that information such as this is in a data sheet, but that
may not be sufficient reason to ignore the possibility.
Very often a circuit diagram shows a line that represents zero volts, and is generally
considered as an ideal conductor with no voltage drops along it. Of course at high
frequencies this 'ideal' conductor has a significant inductive component which
designers of Radio Frequency (RF) circuits are taught to model. At low frequencies
and down to direct current (de) the resistive component of a track on a printed circuit
board is very often ignored. Voltage drops of several millivolts are commonplace, and
must be considered in precision instruments where a potential difference of even
101'V may be undesirable. This kind of effect is often static and may be compensated,
but it does show an obvious source of difficulty when designing precision circuits.
Four areas which cause dynamic problems are of sufficient importance that they are
now mentioned individually. The intention is to highlight specific difficulties so they
may be considered appropriately during the description of various designs in later
pages.
2.1.1 Drift with temperature
The idea that the behaviour of a component varies with absolute temperature is
intuitive and obvious, and in the case of components such as voltage references
manufacturers quote a drift in terms of ppm/X'. Careful inspection of data sheets
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reveals that the drift figure is obtained by dividing the change in voltage output by
the change in temperature, when the temperature changes from O°C to 70°C. The
drift is the mean rate of change and may be much higher at a particular temperature
if the response is non linear, see [2.2]. On the other hand, manufacturers quote the
maximum drift that may be expected of, say, 10 ppm/oC with the implication that
most components will be significantly less. Is a Gaussian distribution assumed with
30' limits at 0 and 10 ppm/r'C, or is some other distribution assumed? What
percentage of components will have a drift of less than 4 ppm/oC ? These are typical
and reasonable questions that are not readily answered, but affect greatly the expected
performance or a particular instrument built from such components.
Specifications for the drift of input or output voltage with temperature are available
for most components, and these often show the effect to be positive or negative. The
distribution is usually Normal with a mean of zero and the limits given are derived
from ± 3 standard deviations. A naive approach is to characterise the worst case drift
of an instrument by adding together all of the worst case drifts given in the data
sheets for each of the components in use. This approach is flawed because
a) It assumes the contribution to overall drift from each component is additive
with the same weighting, and in general this will not be so. The very least that
should be done for a particular circuit is to consider a weighted sum.
b) The changes with temperature may be non-linear so that for a particular
temperature the drift may be much better/worse that expected. For example,
in the Schlumberger digital voltmeter type 7081 an extensive number of
components are used to compensate for the 'curved' voltage drift of the
reference diode [2.3].
c) There are sources of drift with temperature other than active components.
Passive components also have temperature coefficients and in critical sections
of the circuits these must be considered. However what is often forgotten are
thermoelectric potentials caused by junctions of dissimilar metals, and these
may be several /LV/oC [2.4]. Some precision amplifiers have drifts which are
several orders of magnitude lower than thermoelectric effects so the latter will
dominate.
d) Self-heating may cause unexpected local temperature gradients and changes in
ambient temperature may not be of such importance.
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It is clear that drifts caused by temperature changes need to be considered most
carefully.
2.1.2 Drift with time
Drift with time, when the temperature is held constant, is another type of drift that
is often ignored because it is so small. This may well be true for many applications
but for precision measuring/controlling instruments long term drift may be a
significant concern. Manufacturers do not provide such specifications except for
components which have to respond to d.c. conditions. For example chopper-stabilised
amplifiers, precision voltage references, and high resolution ADCs and DACs.
Chopper-stabilised amplifiers, by their very design, have extremely low drifts with
time; typically less than 0.01 ppm/month. For the others, drifts of about 10 ppm/1000
hours are often quoted, and since slow 'runs' of 10 hours are possible a change of 0.1
ppm may not be insignificant. Also over a period of several months the drift may be
more significant than that caused by changes in operating temperature.
2.1.3 Noise
The effect of random fluctuations of current in electronic components have been
studied extensively and characterised [2.5]. Many physical processes are present in
real semiconductor devices which result in noise with frequency components that vary
throughout the spectrum. For a circuit with many components, noise at its output may
usually be considered as a combination of incoherent voltage (or current) sources. In
data sheets values for noise in particular frequency bands may be given, but for a
specific band it is usual to compute the noise based on the graphs provided showing
the noise power spectral density in p.V/.JHz versus frequency. Idealised models of
components [2.6] often assume that flicker (lit) noise is dominant below some critical
frequency fe' while above that white noise is present. This leads to equations which
may not model a real device. For example the low frequency noise spectrum of
bipolar operational amplifiers may be close to lIf but for amplifiers with JFET inputs
lIfl is more likely, and many real amplifiers have 1If1 where n is between 1 and 2.
Consequently for precision instruments it is important to model noise using published
graphs of spectral density. This may result in numerical integration using data points
and/or non-linear regression analysis to obtain equations for definite integration.
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Noise is also presented in data sheets in terms of a peak-to-peak (Pk-pk) value which
is usually in JJ.V over some frequency band. Such figures may be combined in a
weighted sum to provide an estimate for the maximum pk-pk value for a compound
circuit, but this is not the same as the rms value. If the peaks are short-lived they
may have a significant amplitude but negligible energy, and care is needed in the
prediction of the overall effect(s).
2.1.4 Interference in mixed digital/analogue circuits
The functionality of many instruments can be increased by the inclusion of a local or
embedded microprocessor, which may be programmed to perform a wide range of
useful operations. All microprocessors require additional memory and input/output
devices to operate, and due to the high speed of execution a complex digital
waveform is generated on all interconnecting buses. The waveforms have high
frequency components of the order of Megahertz, but may also have low frequency
components of the order of 10-100 Hz, because of the cyclic nature of many control
programs. When precision analogue components share the same power supply, or
even just a common ground line, these frequency components are seen as unwanted
disturbances on the analogue output. The method of coupling is not usually by
electromagnetic interference but rather by changes in the potential of the shared
wire(s) due to transient currents caused by changes in digital outputs. With the advent
of optical-couplers, which allow the exchange of digital information without direct
connection of electrical circuits, isolated sub-systems can be formed. Only the
minimum of data is passed across the coupler(s) to control the analogue circuits, and
interference is kept to a minimum. Unfortunately, in the case of an analogue
subsystem which uses multiple digital-to-analogue circuits it is necessary either to use
numerous couplers in parallel, or to employ digital circuits to decode a serial data
stream passed via one coupler. The former choice is expensive while the latter
becomes self-defeating as digital logic is needed in the supposedly analogue-only
circuit.
An alternative approach now exists because complete low-power microcontrollers are
available where the microprocessor, memory and input/output ports are all integrated
into one device. Consequently all interconnections are kept 'on-chip' and signals on
the output ports may be connected directly to analogue subsystems without causing
undue interference. There is still the possibility of unwanted coupling but separate
power supplies for digital and analogue subsystem joined at only one star point and
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with suitable decoupling capacitors minimises the effect of digital transients. It is also
necessary to arrange for digital control signals to be routed on the printed circuit
board (PCB) so that they are kept clear of analogue components.
For reasons of safety all mains-operated instruments in metal chassis should have the
metalwork connected to the earth of the supply. Many instruments also connect the
zero volt rail to the chassis and therefore to the local earth. But if a microcontroller
has a serial port for communication with a remote computer which itself is joined to
a local earth it is possible to create an earth loop with one connection via a cable
between the two ports and another via the mains earth wiring. Unfortunately mains
earth points around a building are not always at the same potential and unwanted
interference is generated within 'ground' loops. It is not essential to have the zero
volt rail(s) of the instrument joined to its chassis, and this removes the ground loop,
however this may lead to undesirable potentials between 0 volts and the chassis.
Isolation may also be provided using opto-couplers, and in particular with an optically
coupled serial link which is now available in integrated form.
2.2 Applicability of published designs for programmable current sources
About a 12 papers from the last 10 years were found using the BIDS [2.7] computer
database services, but not all were appropriate because of differences in interpretation
of the term 'programmable'. Four different categories of current sources were
identified which were programmable
a) at the time of manufacture
b) by selection of suitable resistors or switches
c) by digital codes but for high voltages >200 V
d) by digital codes and for use in instrumentation
Only 3 papers were found in category d) and each of these is discussed in more detail
to gain insight into what has been achieved, and to highlight good and bad features.
This style of presentation and comparison is a little unusual but appropriate because
of the lack of published work in this area. All three papers have the common feature
that the DACs used do not have sufficient resolution and there is no real likelihood
of using a basic design with a 'better' DAC.
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2.2.1 Review of - Programmable current supply for inductive load (1986) [2.8]
The circuit diagram is difficult to follow because all the elements shown as
operational amplifiers have unrecognised (Russian) part codes. However it is clear
that the voltage output of a 12-bit digital-to-analogue converter feeds a power
amplifier using discrete transistors, which achieves voltage-to-current conversion with
current gain. A 2-terminal reference resistor driven by an ungrounded inductive load
provides voltage feedback. The DAC is controlled by digital latches which are
connected directly to the data bus of an Elektronika NTs-80-20/1 microcomputer. The
age and tone of the paper suggest this to be a desk-top computer with a
microprocessor and auxiliary components rather than a single-chip device. The text
also states "The preamplifier has a Goldberg circuit; the high-frequency circuit is
regulated by a low-frequency modem channel. This ensures an output current
instability of s0.1 mA over the temperature range 20-50°C" The exact meaning of
these words is unclear but it is apparent from the circuit that there are both ac and
dc signal paths around the power amplifier.
There ,are four aspects of the design which limit its application as a high precision
current source.
a) The digital logic is not isolated from the analogue components and there may
be ground 'loops' and/or other interference effects.
b) The DAC is only 12 bits giving a resolution of 1 part in 4096
c) There is no analysis about noise contribution of the components
d) End effects at the 2-terminal reference resistor will be significant at higher
precision.
2.2.2 Review of - Microcomputer-controlled, programmable current source for
NMR measurements at very low temperature (1991) [2.9]
This paper describes a circuit which is intended to offer 16-bit resolution. Serious
attention is given to the problems encountered in the design of precision electronic
instruments. A complete circuit is not presented but the general description is of a
microprocessor-based (Z80) instrument with an IEEE-488 interface, and an analogue
sub-system that is optically isolated. The needs for low-noise operational amplifiers
and a reference resistor with a low thermal coefficient of resistance are mentioned,
as is the problem with glitches from the DAC. The usefulness of monitoring the state
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of the power amplifier is also explained and provision is made for appropriate
components. There are graphs which show the change in current divided by the mean
current taken over several hours to be less than 5 x 10-5• This corresponds to about
1 part in 214,which is large considering a 16 bit DAC is used. There are two areas
of weakness which limit the resolution and accuracy of the design.
a) The DAC is stated to be a l6-bit DAC703JP by Burr-Brown; however inspection
of the data sheet shows the 'J' part to guarantee monotonicity to only 13 bits.
Also there is no guarantee on the maximum temperature coefficient for the
internal voltage reference, although ± 10 ppm/oC is given as typical. Selection
of the 'C' grade part would have offered monotonicity to 15 bits and a maximum
temperature coefficient of + 15 ppm/oC.
b) The text states "..The reference resistor RNmade from manganin has a nominal
value of 0.2 0 .. ", and the circuit diagram shows a 2 terminal device. There will
be end effects caused by the connection of copper wires or printed circuit board
traces to the manganin and a 4 terminal resistor is preferable, where the current
sensing connections are not the same as the current forcing connections.
2.2.3 Review of - Development of a programmable current source (1993) [2.10]
The programmable current source described here once again uses a voltage to current
converter, where the voltage is derived from a DAC. A 12-bit DAC provides 4096
steps over 6 different ranges selected by relay contacts. A great deal is said about the
IEEE-488 interface but relatively little about the analogue components. It is stated that
the stability of the output current depends mainly on the stability of the voltage
references (Plural) whose temperature coefficient is less than 50 ppm/rC. This implies
that the coefficient of the reference resistors and DAC are much lower, but this is not
clear. There is no consideration of long-term drift or the nature of any noise, and
while it is true that chopper-stabilised amplifiers provide very low d.c. drift they are
prone to clock feed-through and nothing is said of this or anything done to
compensate for the effect. There is no isolation between digital and analogue grounds,
but a 4.5 digital meter measures what voltage the DAC actually generates rather than
what it is supposed to. This meter may have its own imperfections but potentially it
is better than the DAC. Also significant is the description that the design is for a
".. high precision .. " current source, as in the context of the present work the circuit
is considered to provide only modest precision.
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2.3 Design ideas for a suitable 1 ppm DAC
Beginning with the assumption that the current source to be designed would contain
a DAC to generate a reference voltage followed by a near perfect voltage-to-current
converter, it was thought appropriate to investigate further commercial DACs.
There are many semiconductor manufacturers who supply digital-to-analogue
converters but after a thorough study of the parts available none was considered able
to meet the design target, which requires resolution and monotonicity to 20-bits.
Figure 2.1 shows the best of the parts that were studied together with important
operational parameters and general comments.
Device Res. Mono. Comnents
Texas Instruments, Motorola, National Semiconductor, Plessey - No suitable OACs
DAC-HP16B 16 14
AD1145BG 16 16
AD1139J 18 18
AD1860 18 15
DAC1138K 18 NA
DAC72~KH 18 16
PCM63P 20 16/17
Gain Power Manufacturer
±ppm mW
rC
15 675 Datel
0.1 2.5 Analog Devices
4 825 Analog Devices
25 110 Analog Devices
0.8 900 Analog Devices
5 1200 Burr Brown
25 225 Burr Brown
Figure 2.1 - Commercial DACs
Resolution too low
Lowest power and drift
'Best' DAC found
PCM Audio DAC
Requires external reference to
achieve quoted drift.
Monotonic to 16 bits, but high
power
PCM Audio DAC
Burr Brown describes its PCM63P device as a 20-bit monolithic Audio DAC, but
careful inspection of the text reveals a statement which says ".. the extremely low
Total Harmonic Distortion (THD) performance is typically indicative of 16-bit to 17-
bit integral linearity,... the relationship between THD and linearity, however, is not
such that an absolute linearity specification for every individual output code can be
guaranteed". These comments are typical ofDACs designed for use in Compact Disc
audio systems where THD is more important than absolute linearity, and therefore
such DACs should be avoided. It is also worth noting that the PCM63P has a full-
scale current output of 2.00 rnA, which means that a precision current (rather than
voltage) amplifier is needed in order to maintain accuracy whilst providing a nominal
100 rnA of coil current.
Although the ADl139J offers monotonic performance to 18 bits it is obviously not
capable of 20-bit performance and is therefore not sufficiently 'accurate', where
'accurate' is used to mean that
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resolution and non-linearity are < 1 ppm
temperature coefficient is < 1 ppm/oC
long-temp drift is below 1 ppm / 100 hours, (say)
What was required is an almost ideal 20-bit DAC, and no commercial source can
supply it. Instead a special system must be built. Three different techniques were
considered which might achieve this and these are discussed in tum.
2.3.1 Pulse width modulation (1: 106)
It is well known that digitally controlled pulse-width-modulated signals may, in
principle, be filtered to produce analogue signals whose level can be increased
linearly with respect to digital control signals. An arrangement for a 20-bit converter
is shown in Figure 2.2 where the digital demand is continually compared with the
output of a 20-bit counter. When a is greater than b the a> b output becomes a logic
1 and causes the analogue switch to connect the resistor to a reference voltage rather
than ground. When REF = 219 a square wave is produced with a 1:1 mark to space
ratio, and a mean value of V rel2 appears after the filter along with unfiltered ripple.
20-Blt REF Precision
SwItch Low Pess Filter
R
10 MHz. clock
lI)b vs tIme
voltege
large II
small a
time
Figure 2.2 - Pulse-width-modulated DAC
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With present technologies there are two practical limits to this approach. Firstly the
time for the comparison to be performed, and secondly the response time of the
analogue switch. If the counter is clocked at 10 MHz, the comparator has only 100
ns to perform its function, and in the worst case, a delay of less than 5 ns per bit is
needed. Unfortunately even at 10 MHz. the cycle time is about 0.1 s and requires
low-pass filters with long time constants to extract the d.c. component of the
waveform. Active filters may reduce the settling time but they introduce their own
drifts. Digital circuits may operate at more than 100 MHz and the period T may be
reduced, but there is still the requirement for an analogue switch with sufficiently fast
response times, and this is not available. Even at 10 MHz, when REF= 1 only one
pulse of lOOns duration results and the analogue switch must respond within a
negligible time of say 5 ns. Charge injection from the digital control line to the filter
is also a major limitation. Consequently the technique was considered infeasible.
2.3.2 Multiple level pulse-width-modulated DAC (1:64)
In the previous approach the clock rate is limited by delays in the comparator and
temporal characteristics of the analogue switch. It is advantageous to reduce the
number of bits in the comparator, so that the cycle time may be decreased without
increasing any frequency components. This may be achieved by splitting the range,
and Figure 2.3a shows the arrangement when two references are used, together with
a three-way analogue switch. The most significant bit (msb) of the latched input is
used to decide which reference voltage is used, while the a> b output still determines
when it is used. When msb=0, Vre/2 and Ov are used, and when msb= 1, Vrefand
Vre/2 are used. Saving only one bit in the comparator is not very significant but the
idea may be extended in principle to use 2n reference levels. Unfortunately an
analogue switch with 2n+ 1 inputs is not very practical when n is greater than about
four. However the same effect will be achieved by using an ideal N-bit DAC and
modulating its output between levels n and n+ 1, as shown in Figure 2.3b. With more
analogue levels the number of time zones for pulse-width-modulation may be reduced
and a higher repetition frequency obtained. The higher the frequency the more easily
the signal may be filtered to remove ripple in the 0 to 1000 Hz band to which many
precision mechanism can respond.
The idea of modulating the output of a DAC is intuitively correct but requires formal
analysis. Consider a converter with a 20-bit overall performance where N-bits are
devoted to a normal DAC and M-bits to the control of its output. In particular the M-
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Precision
Swltch<es)
Low Pass Filter
R
Vref -+0-'
Vref
2 ---+-0
0v
20-BIt REF
0V~C
a>b
a)
Most
Significant
Bit10 MHz. clock
R
N-blt DAC
0V~CCode osc1l1ates
between levels n and n+1 b)
Figure 2.3 - Multiple-level PWM N-Bit DAC
bits determine the ratio of time the DAC spends at its n and n+ 1 levels.
Let any 20-bit code be n:m where O~n~(2N-l) and O~m~(2M-l)
and suppose
Vdac=f(n) =.E..xvre.f2N
then average output = vout is given by
v = f(n). (2M-m)+f(n+l) .m
out 2M
then when
m=O
= Vre.f[n+l __ 1_]
2N 2N+M
It can be seen that, for any n, held constant, the output voltage varies linearly with
m from the nth DAC level to just below the (n+ l)th, and a resolution of 1 part in
2N+M is obtained.
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There are conflicting requirements for the values of N and M. On the one hand a
small value for M is desirable because this would allow a high repetition rate for the
pulse-level-and-width-modulated signal, which could then be filtered more quickly.
However, because N+M=20, a small value for M implies that a high precision N-bit
DAC is needed, which is precisely what is not available. With current technology a
sensible compromise is achieved when M=6 and N= 14. By switching between levels
n and n+1 in the ratio 0:64 to 64:0 and filtering the output, a piece-wise linear
interpolation is obtained. The settling time for the DAC limits the maximum
frequency but in principle the output may be filtered much more readily and have a
settling time which is only 10 s of milli-seconds. Unfortunately the output of most
DACs have a characteristic 'glitch' when switching between levels, which is worst
for a majority change. For a 14-bit DAC this occurs at code levels of 8191 to 8192,
but still occurs at all other levels to a greater or lesser extent. Consequently the
output of the filter will not be an interpolation between levels. Even in the absence
of 'glitches' the net output may not have the desired integral non-linearity which is
limited by the linearity of the 14-bit DAC. Figure 2.4a shows a typical response of
a 14-bit DAC where, for the sake of explanation, the non-linearity appears greatly
exaggerated, while Figure 2.4b shows the interpolation between levels around zero,
but is representative of the response throughout the range. If the interpolation is exact
there is a piece-wise linear fit between adjacent DAC levels, which' themselves have
a deviation from a straight line. Stated another way, it is clear that the local gains
vary and that the integral non-linearity over the entire range is determined by the 14-
bit converter and is therefore no better than ih least significant bit, or 1 part in 215•
The values of N and M may be changed but the nature of the response will remain
the same. Once again the technique was considered infeasible. (In fact it is infeasible
in its basic form, although it may form the basis of a more subtle approach, see
chapter 7.)
2.3.3 Coarse and fine DACs
A well known measurement technique is to use coarse and fine scales. The same
principle may be applied to two DAC in order to create a DAC with greater
resolution. However it is naive to believe that two 8-bit DACs may be used to create
a single 16-bit DAC simply by summing the two DACs with relative weightings of
1 and 1/256, The difficulty lies in the fact that the output levels of the coarse DAC are
not evenly spaced and the fine DAC needs to have a different gain factor associated
with it for every pair of adjacent levels from the coarse DAC. In this way the full-
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Figure 2.4 - Piecewise linear DAC
range output of the fine DAC may be made to fit between all levels of the coarse
DAC. In the case of 8-bit DACs if the weighting of the fme DAC is fixed at 1/128
then in principle it may trim the output by ± 1 bit of the coarse DAC. If the
differential non-linearity of the coarse DAC is less than ±0.5 bit, it is possible to
create a 15-bit DAC by measuring the actual output of each level of the coarse DAC,
and defining the coarse and fine codes so as to achieve any desired value. The overall
linearity then depends not on the DACs but on the ADC used to measure the
composite voltage. A self-contained DAC does not result, but with a suitable high
resolution Analogue-to-Digital Converter (ADC) a subsystem may be formed with the
required linearity and resolution. Most 6-digit voltmeters are too slow but an
acceptably fast ADC module [2.11] is made by Analogue Devices, see Appendix [A].
It achieves integral non-linearity of +1 ppm, and gain drift of ± 1 ppm/oC.
2.4 Minimising risk in the NPL/DTI project
Some of this research work was carried out in order to satisfy the requirements of a
contract between the Department of Trade and Industry (OTI), and the University of
Warwick (UW) [2.12]. The DTI wanted a measuring facility to be provided for the
National Physical Laboratory (NPL) which would give a resolution of 20 pm over a
range of 10 JAom. After a competitive tender a design based on an X-ray interferometer
using a silicon monolith was accepted, with constraints on time and budget. The
capital cost of the programmable current sources was expected to be no more than
about £10k in a project worth £390k. Development time and costs for one-off designs
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are critical and dominate over small cost-saving, changes to the hardware. The
economic decision involves taking a secure route in the design strategy which is
believed most likely to get close to the full specification even if full compliance is not
achieved. This mediates to some extent against introducing newly developed devices
for which little practical evidence of exact behaviour. Also, in a private
communication with Mr. P. Cooke of Cooke Consulting, who had experience in this
kind of project work and detailed circuit design, concerns were expressed about
various kinds of pulse modulated techniques when compared with closed-loop
methods using coarse/fine DACs and a precision ADC. Consequently maximising the
chance of success of the electronic circuits was considered more important than
minimising the cost. (In other applications cost may be a significant issue and is
discussed further in chapter 7.).
The project required the use of 2 coils to provide forces for translation and rotation.
The latter needed to compensate for the effects of parasitic torques introduced by
inaccurate machining and/or misalignment of the monolith. Therefore, 2
programmable current sources, or drives, were needed that could be controlled
simultaneously. Two particular concerns were identified and given extra
consideration. Each is discussed below.
2.4.1 Coil self-heating effects and cures
Each coil operates at near room temperature and the fine copper or silver wire used
to form it has a finite electrical resistance. When a current passes through a coil there
is local heating and the temperature rises. This results in thermal expansion of the
coil, and may reduce the field strength of the permanent magnet which lies within it.
Based on the ideas presented in [1.4], if the pole of the magnet lies near the centre
of the coil and expansion is symmetric about this point there is negligible change in
the force exerted on the magnet. However it is not clear what the local temperature
rise might be and how this affects the strength of the field. In discussions with one
of the authors, Dr. D.G.Chetwynd, it was thought unlikely that local heating would
be a problem, because a) the coil was usually wound on a brass former and bolted to
baseplate, both with good thermal conductivity, and b) the optimally designed coils
have a resistance of less than 200 and operate at 70 rnA maximum, giving a power
of less than 0.1 W. The magnet does not touch the coil and its temperature is
dominated by ambient conditions. However some doubt still existed and in any event
the design was to be suitable for other environments.
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Consequently it was considered
worthwhile to provide a means of
regulating the temperature near the
coil. One technique considered was
to try and maintain the coil at
ambient temperature by use of a
Peltier heat pump, but the inherent
inefficiencies would mean some
other part of the apparatus would
have a local temperature rise, and it
would be necessary to screen
against additional periodic electrical
noise. Another, and preferred
Programmable
'----- V or I source
2.4.2 Embedded versus sub-system controllers
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Figure 2.5 - Proposed heating jacket
technique, relied on surrounding the
coil with a resistive heating 'jacket' as depicted in Figure 2.5, and controlling the
current in the resistors such that as the current in the coil was varied, the total power
dissipation remained the same. Once in equilibrium, constant power dissipation gives
a constant temperature. Rare-earth magnets, based on samarium/cobalt alloys, have
a negative temperature coefficient of about -0.025%/oC (as for Incor 30HB) for their
intrinsic field strength at room temperature. Therefore it is necessary to stabilise the
operating temperature to 0.004°C to achieve a stability of 1 ppm. Based on practical
experience it is sensible to put an upper bound on the temperature rise in a coil at
lOoC, which means the temperature regulation is at most 1 part in 2500. This suggest
the use of a 12-bit DAC driving a jacket of equal resistance to the coil, and with
similar voltage swings, is sufficient. It is important that changes in current in the
jacket do not cause any change in the magnetic field, and the possibility of cross-
effects may be minimised. This may be achieved by using a combination of series and
parallel resistors in order to achieve current flows in opposite directions.
Embedded systems are often tedious to develop because it is difficult to programme
microprocessors which interact with real-time events and perform extensive
calculations. Initially it was thought that each drive should be self-contained, but upon
further consideration it was decided advantageous to introduce a desk-top computer
between the (expected) host computer and each of the drives. This 'slave' computer
could be programmed much more easily in a high-level language than the assembly
-
language needed by the embedded microcontroller. Also with the addition of another
display, diagnostic information about the performance of the drives could be
provided. In this way the program in each of the drives performs the real-time control
activities associated with the DACs and ADCs as well as dealing with primitive
communications, while the 'slave' PC implements the closed loop control algorithms.
Although this approach increases the cost by that of a desk-top PC at the time this
was only about £lk and well within the budget. The price was considered small when
compared with the increased flexibility. The arrangement is shown in Figure 2.6,
where interrupt driven communication buffers simplify passing messages whilst
allowing critical foreground activities to continue.
:--------- --------- --- ------ ----~------- ----- -------- ---- ~----- --- AC Power· .· .· .· .··
For 'volume' production there is a significant potential advantage if the cost of the
desk-top PC can be saved by making the embedded software perform the control
function. In this regard it is appropriate to suppose the design will incorporate an
embedded micro-controller with sufficient memory and data-processing capability, so
the PC is not needed.
COMl COM3 COMl Drive
COM2 Drive 2
Host Computer Slave Computer
Figure 2.6 - General arrangement of equipment
2.5 Proposed design
An elegant and very worthwhile modification to the basic idea of using two DACs
and a precision ADC as described in section 2.3.3, is for the ADC to measure the
voltage across the voltage-sensing contacts of the reference resistor in a voltage-to-
current converter (Vtol), This single modification (innovation) has the effect of
making the whole design insensitive to errors and drifts in the performance of the
VtoI, since these will be detected by the ADC and the control strategy can modify the
DAC levels to provide the required output. So long as the resistance of the precision
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reference resistor does not vary, the current in the coil is directly proportional to the
measured voltage, and hereafter discussions are based upon voltage levels which are
quite reasonably assumed to have a linear relationship to current in the coil. A
suitable 4 terminal resistor is available commercially with a nominal drift of 0.0
ppm/oC at 2SoC, see Appendix [B]
V-to-I
Sum RUlRS232
~ Single Chip
--<~ Micro-
Computer
n-ceaHC795C)
Figure 2.7 - Block diagram of drive
The major components of the proposed drive circuit are shown in the Figure 2.7.
Two ~6-bit DACs and a 22-bit ADC are combined together to create a 22-bit
subsystem. The output of the DACs is summed by U4 but with significantly different
weightings (1:N) such that U2 represents a coarse setting, and U3,a fine setting, of
the reference voltage seen at the non-inverting input of US. The feedback around US
creates a voltage-to-current converter, by ensuring that the voltage across RSl, is
very close to that generated by U4. It will not be the exact current that is expected
because of the offset voltages in, and finite gain of, US, as well as errors caused by
the end effects of the forcing terminals of RSI. However all these effects are
deterministic and repeatable, so by measuring the voltage across the sensing terminals
of RSI with the ADC, the actual current may be calculated. By suitable modification
of the DAC codes any required current may be obtained, subject to limits imposed
by considerations of the power dissipated by real components. The exact values of the
components and the voltage swings depend upon the devices actually employed and
are discussed in detail in section 3.4. There it is shown that there are conflicting
requirements, but that a useful set of values may be obtained. (In particular N is
given a value of 64).
. Although U2 is a 16-bit DAC.the intention is that only about 2N equally spaced levels
will ever be used, and that the ADC can provide an accurate measure of the voltage
associated with every one. A preliminary and relatively brief calibration cycle will
allow the voltage level associated with each coarse DAC code to be known and held
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in a look-up table. Subsequently, for any desired level, the look-up table may be used
to identify the exact value of the nearest level, which in tum permits the contribution
of the fine DAC to be calculated. The transfer function of the U3 may be assumed
from published specifications, but more likely determined by linear regression
analysis on the changes measured by the ADC as U3 is varied over its range during
an extended calibration cycle. See page 69 for further details.
Figure 2.7 also shows an embedded single-chip microcontroller (Ul) whose main
function is to decode messages sent from a controlling computer via an optically
isolated RS232 serial link. These messages include requests for the DAC levels to be
changed and for the reading of the ADC to be passed back. A 16-bit DAC (U6) may
used to determine the power dissipated by an electrical heater surrounding the coil,
so it may be operated at constant temperature. The heater driver could be a simple
voltage power amplifier but it is relatively simple to replicate the voltage-to-current
converter and provide a secondary programmable current source of lower resolution,
if temperature compensation is unnecessary. The simplicity of this block diagram
belies the complexity of the real design which is discussed in the next chapter. Subtle
issues such as multiple power supplies with star points, and techniques to avoid
aliasing in chopper-stabilised amplifiers are introduced.
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Chapter 3 Drive circuits in detail
In various parts of this thesis the word 'drive' is used and there is the possibility of
some confusion when reading the text in isolated sections. To clarify the situation the
reader is asked to remember that in each of two chassis there are two driver circuits;
one connected to a coil and the other connected to a resistive heating element.
Depending upon the context, 'drive' may mean one of the two sub-chassis, or one
of the two current sources within a particular chassis. Since the two sub-chassis, or
drives, are identical descriptions given in terms of one drive apply to both.
The following detailed descriptions relate to various circuit diagrams which appear
in Annex [1]. A total of 6 circuit diagrams were produced with the aid of a computer-
aided design package called OrCAD SDT [3.1]. A block diagram on sheet 1 shows
the main interconnections between the remaining 5 sheets. For the sake of clarity the
circuit elements described below are ordered by function rather than sheet number,
and several important parts of the circuit have been copied from the Annex and
appear along with the descriptions. Also provided in the Annex is a complete listing
of components showing the reference name, part code, suppliers order number,
functioh and cross-reference to sheet number.
3.1 Power supplies- Circuit sheet 2
The unit is mains powered, with a conventional approach to safety issues. The supply
of 240v 50Hz ac enters the drive via a 3-terminal IEC chassis-mounting plug with an
integral fuse and filter. The Live and Neutral signals are switched via the double pole
switch connected to IP2, while the Earth line is taken to the chassis and shield within
each toroidal transformer. The Earth is not taken to the Qv of the circuit and this
means the whole circuit is floating. If for some reason it is considered necessary to
join the Earth to the Qv of the circuit this may be achieved by joining points on the
Printed Circuit Board - I2A (near mains inlet IP1) to I2B (near C14 and REG5).
Large voltage transients which pass through the filter are absorbed by a transient
voltage suppressor, VARI.
Three transformers are used to provide power for different parts of the circuit. Each
is of the toroidal type in order to minimise magnetic and mechanical interference, and
reduce internal heating when compared with conventional transformers on a standard
soft iron E-core. One transformer provides an independent supply for the ADC
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module, so that a 'star point' may be created within it. This is necessary to avoid
unwanted earth loops.
Tl is used to provide + l5v and -l5v supplies for the precision Analogue-to-Digital
Converter module, via regulators REG1 and REG2 respectively. Although these
appear to be of a popular generic type, they were selected after careful inspection of
the data sheets associated with several similar voltage regulators. Specifically a
comparison was made between regulators from Motorola and National
Semiconductors (NS). The NS parts have significantly better specifications for line
and load regulation, and consequently NS parts were used. During the design stages
the importance of the stability of the supply voltages was considered in order to
decide if it was necessary to build discrete regulator stages with better characteristics
that simple 3-terminal regulators. The supply rejection ratios for the precision ADC
and the high current power operational amplifiers in the output stages are so high that
precision regulation was deemed unnecessary. However, since so much depends on
the 'quality' of the overall design, and component cost was not a significant
constraint, the general decision was taken to use higher-grade parts wherever the
opportunity existed. This philosophy is shown in the choice of all smoothing and
decoupling capacitors. It is important to note that the port labelled QvADC is
connected directly to the power supply input of the precision ADC and that a star
point exists within this ADC which joins OvADC to OvDRV. Originally it was
anticipated that the whole design would be on a single PCB, but the foot-print of the
ADC module made this impractical and a daughter-board was created during the PCB
design phase. The connections between the main PCB and the daughter PCB are made
with a ribbon-cable via IP8.
T2 is used to provide + l5v and -l5v supplies for all other analogue circuits via
regulators REG3 and REG4 respectively. The design is identical to that described
above, with the exception that a star point is created between the Ovpins of REG3,
REG4 and REG5, where REG5 supplies +5v for the digital circuits. The circuit
diagram shows jumpers JIA and JIB with an optional link but they are overlaid on
the PCB, thereby creating a permanent connection.
T3 has separate full-wave rectifiers on each of its secondary windings. The choice of
a 9v transformer was so that approximately + l2v unregulated is available for a
. miniature dc fan, while an independent + l2v supply may be regulated by REG5 to
provide +5v. In this way the +5v supply has a high immunity to dips in the mains
input because the voltage drop across REG5 is relatively large at about 7v. The
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digital circuits require only tens of milli-arnps so the power dissipation of REGS is
quite acceptable at about 0.3SW. At this level a heatsink is not essential but one had
to be provided for the other regulators so it was little trouble to mount REGS on this
heatsink in case modifications andlor additions at a later stage resulted in a much
larger current. Ifmodifications are made, up to IoomA may be taken from the +Sv
rail without concern. The value of C17 is unnecessarily large if the only load is the
ventilation fan, however it was easy to incorporate the same value as CI3 in the +Sv
supply and provide another well smoothed power source if needed later.
All supplies incorporate tantalum and ceramic decoupling capacitors to minimise high
frequency noise. In particular C2 and C3 for + lSvADC; CS and C6 for -ISvADC;
C8 and C9 for + ISvDRV; Cll and CI2 for -ISvDRV; and finally CIS and CI6 for
+SvDIG.
When the completed drives were running it was found that when the switch on the
front panel is rocked from the on position to the off position by hand as fast as
possible, there is a break in the supply for about 0.2S seconds. During this time there
is no significant change in the overall operation of drive circuits.
3.2 Microcomputer- Circuit sheet 3
At the outset of the design there was concern over the effect of interference between
any microprocessor controlled digital subsystem and analogue circuits. The use of a
traditional approach using a microprocessor with external ROMIRAM and liD etc.
was considered but with the required resolution of 1 part in SOO,OOOundesirable
interference effects from high frequency data and address buses were thought quite
likely. A number of single-chip microcontrollers offered the facilities to control the
various peripheral components with an input/output port programmed to behave as
a data-bus. The availability of a low-cost in-circuit emulator, as well as previous
personal experience lead to the use of a Motorola MC68HC70SC8S microcontroller
[3.2] as the digital controlling element Ul. It has a power supply requirement of less
than 10 mA at Sv, and using I/Oports means that all high frequency signals remain
on-chip. The resulting external digital signals have high frequency components of
much lower energy than bused systems. A 4MHz quartz crystal connected directly to
in provides a reference for the asynchronous communications link, as well as local
data transfers.
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3.3 Precision analogue-to-digital converter module - Circuit sheet 3
An analogue-to-digital converter module (ADC) which has a 22-bit resolution is used
to measure the voltage drop across the sensing contacts of a precision power reference
resistor. This voltage is proportional to the current flowing in the coil and is used to
provide a means of calibration and closed loop control. The ADC is made by
Analogue Devices with part number AD1175K, and is referred to as a High Accuracy
Integrating AID Converter. A copy of the data sheet appears in Appendix [A] and
provides complete information about its characteristics. It was selected because of a
number of important features, which include:-
Low Integral nonlinearity of ± 1 ppm
Gain stability of ± 1 ppm/oC
Internal voltage reference stability +0.4 ppm/oC
16 conversions per second
Bus orientated interface
In an attempt to minimise 'earth currents' the AD1175K has an internal star point
where the digital, analogue and power grounds are joined together. This is the only
place where the OvADC signal is joined to the other Qv rails and shown in Figure 3.1.
Consequently when the PCB daughter board containing the ADC module is not
plugged into the main PCB the +15vADC and -15vADC signals are floating.
22-Bit ADC
A AD117SK
CONV CMD 4
RESET SREF OUT SO/60HZ
NC I
REF IN +SV m
DIG GND u
USR REF OUT DIG GND 1
# ar··(L5B·;··DB~ tPow.1'" +lSV : DBl •supplw : DB2 dfol'" .SIG RTN: DB3ADC ".....•....•- DB4 Bonlw -lSV ··•..,:Int.l"'nalDBS u
/Stal'" DB6 s. CMSB) DB7
Fl"'om .IN HI . AOCUI"'I"'.nt- Als.nsing IN LO . RDR.sistol'" WR,.............. CS
+/-lSV GND BUSY
+/-lSV GND DATA ROY
Figure 3.1 - Connections to Precision ADC Module
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The ADC is normally connected via address and data lines to a microprocessor, and
appears as four byte-wide locations, some of which may be read and written. In this
design the address and data lines are simulated by ports on the microcontroller. The
program within the microcontroller uses its internal timer to create an interrupt-driven
interface which tries to communicate with the ADC every 2.5 milli-seconds. This
communication may be to determine the current status, read the previous conversion
or start a new one.
In order to obtain maximal rejection of mains/line interference the microcontroller can
alter the level on the 50/6OHz pin to suit the operating environment. The present
configuration is for 50Hz, but this may be altered by changing the configuration
tables within the microcontroller when it is programmed.
3.4 Coil drive circuit - Circuit sheet 4
The coil drive circuit was the subject of considerable design effort and was built up
by hand prior to the design of a printed circuit board. In principle it consists of a
digital-to-analogue voltage converter (DAC) followed by a voltage-to-current
converter, however the required resolution necessitates the use of two DACs, a
summing amplifier, numerous filters, and a high-precision voltage-to-current
converter.
The DACs were selected because of their low power requirements, monotonicity to
16-bits, low temperature coefficient and long-term stability. The data-sheet for the
AD1145BG [3.3] shows the gain temperature coefficient to be ±O.1 ppm/oC and
long-term stability to be ±O.l ppm/WOO hours. Two similar DACs are used together
to implement a control strategy which uses U6 as a primary voltage reference, with
U7 acting as a secondary reference, such that the contribution of U7 to the output of
summing amplifier UIO is l/64th that of U6. See Figure 3.2. The nominal range of
U6 is ±5vand this is scaled via the drive coil and monolith to a movement of ±5
micrometres. U6 alone cannot achieve the required resolution of I part in 500,000
and U7 is used to 'trim' the output of U6. In this way the DAC combination is
considered together as a coarse and fine control. See sections 5.3 and 5.5 for
complete description of the programmed used of the DACs.
The ratio of resistors R9 and RIO is 1:64, but this is somewhat arbitrary and not
critical, although whatever the ratio is it should not change with temperature or time.
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It is vitally important that changes in secondary DAC can always exceed the change
between adjacent measured levels used for the primary DAC, so that it can always
'fill-in' between the gaps. The greater the ratio the greater the resolution, but the
more the number of measurements during the calibration cycle. Also a lower limit of
5 kO is placed on the value of R9 because of the current drive capabilities of the
chopper-stabilised amplifier. Using Bulk Metal Film resistors from Vishay Resistive
Products [3.10] with temperature coefficients of nominally 0 ppm/oC at room
temperature placed an upper limit of 500 kOon what was available. A value of 320kO
represents an acceptable compromise, and results in a ratio of 1:64.
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Figure 3.2 - DAC(s) and summing amplifier
To match the stability of the DACs, chopper-stabilised amplifiers are used throughout
the circuit in order to achieve very low drift. The actual devices are all type
TLC2654AC [3.4], which have a drift with temperature of 0.05 J'V(max)/oC, and a
long-term drift of 0.02 J'V(max)/month. The stability of the voltage reference is
5ppm/oC [3.5] and when considered in conjunction with the nominal operating range
of +5 volts the drifts of the DACs and the chopper-stabilised amplifiers are
negligible. At first sight the drift of the voltage reference seems unacceptable but the
figure relates to the open-loop drift characteristics and the overall performance
depends not on the stability of individual components but on the stability of the
current sensing resistor and precision ADC. However it is worth using components
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with a good stability as this improves the ability to predict settings for various
setpoints, and thereby minimises the time needed to trim dynamic offsets.
R20
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10k +lS...C38 4.7uF
f----;AGND
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R16 lS0k C30 10nF
C4110nFFrom~ummin~amplifier R17 10k R18 10k
1 1C34 C3S2 O.47uF 2 O.47uF
2.
AGND~jl------jl------------------~~-m~D
Figure 3.3 - Circuit for voltage-to-current converter
With reference to Figure 3.3, the output ofUlO is filtered by R17,C34 and R18,C35
to provide a reference voltage at the non-inverting input of U12. Since the input
current of this amplifier is 20 pA (typical) the voltage drop across the resistors is only
OA#-,V. Filtering the output of UlO was found to be essential so that fast-rising
transients are not seen by the voltage-to-current converter formed by U12, U13 and
associated components. Prior to assembly on a PCB, a prototype circuit was build up
on the bench and the output of U13 could be made to saturate and latch-up if the
input to U12 was changed too quickly. A single-stage delay at the input with a time
constant of about 2 ms was sufficient to stop this effect, but a two-stage filter with
individual time constants of 4.7 ms was incorporated into the final design. A
pragmatic view suggested the resulting rise-time is more than long enough to stop
D13 going into saturation. Two analogue feedback loops exist; one directly from the
current sensing resistor RSI to the inverting input of U13; the other from RSI to the
inverting input of Ul2 via RI9 and R20. Two resistors are used here to complement
the parasitic effects of RI7 and RI8. RSI is a 4-terminal device and the voltage
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across the sensing pins must be used as a measure of the current flowing through it.
The analogue servo loops ensure that the voltage across the forcing pins equals that
derived from the DACs, and this leads to an error caused by end-effects within RSI.
However the effects are repeatable and the calibration process using the 22-bit ADC
effectively removes them. The gain of U12 is very high at 135dB and C31 provides
a high frequency roll-off, while R21,C36,R22,C37,U13 create a second-order low-
pass filter which reduces the chopping noise at 10kHz which appears at the output of
U12. R16 and C30 were included when the prototype circuit oscillated at several
hundred Hertz; similarly C39,Ll,CFCl are needed to stop radio frequency oscillation
ofU13 and were found empirically. The input bias current ofU13 is only 3 pA [3.6],
and may be neglected, and although its offset voltage and drift with temperature are
unacceptably large the overall performance depends on the characteristics of U12 and
not U13. Thermal protection is provided within U13 but R23,C41 and R24 attempt
to provide additional protection in the event that the external coil is shorted out, or
shorted to Ov. The frequency response, transient response and noise characteristics,
of the voltage-to-current converter were extensively studied using computer aided
simulation, as well as direct measurement. The analysis may be found in chapter 6.
3.5 Heater/Drive2 circuit - Circuit sheet 5
The required resolution of 1 part in 500,000 prompted concern about the effect of
local heating near the coil. Itwas decided to allow for constant power dissipation, and
by implication constant operating temperature, in the vicinity of the coil by the use
of a resistive heating element. The idea was to construct a small 'jacket' of resistors
around the coil and adjust the applied voltage so that the power dissipated in total by
the heater and the coil was a constant. This requires a non-linear decrease in heater
current as the current in the coil is increased. To this end an additional 16-bit DAC
together with a voltage-to-current converter of exactly the same design to that
describe above was built. This allows the flexibility of providing either a heater
controller or another coil-drive.
In practice the heat dissipated by the coil is only about 0.3 watts and undesirable
effects of local heating have not been apparent. Consequently no heater was actually
provided but the controlling program still attempts to modulate the current in the
second drive circuit so as to keep the total power constant. To ensure closed loop
stability of the output amplifier, the load for the heater is currently a short-circuit;
effected by a link in the push connector at the rear panel. When the current in either
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drive changes there are small changes in the voltage level of the Qv tracks on the
PCB. Although every effort has been made to minimise cross-talk between the two
drives by the use of copper planes and star-points, some cross-effects are inevitable.
In the final version of the software (named cc1v15fp) the currents flowing in drive
2 are altered synchronously with changes in drive 1, and the calibration procedure
compensates for any cross-effects, however if the software is altered to provide two
independent drives it may be necessary to compensate for cross-effects in a more
sophisticated way.
3.6 Auxiliary devices
There are a number of supporting circuits which together represent auxiliary devices
and these are described in turn below.
3.6.1 Power supply for chopper-stabilised amplifiers - Circuit sheet 4
The CMOS chopper-stabilised amplifiers are specified at a maximum supply of ±8v,
and two linear regulators were build from a dual op-amp and bipolar:pass transistors.
It was decided to make this supply as stable as possible even though the amplifiers
have a high power supply ripple rejection ration of 12OdB.The 5v output of REF1
is taken to a non-inverting amplifier UllA, with a gain of 1.59 determined by R12
and R13, which creates via Q2, a voltage of +7.95v. This is inverted with U11B,
R14, R15 and Q3 to create -7.95v, which tracks any changes in the +7.95v supply.
C28 and C29 provide local decoupling.
3.6.2 Clock generator for chopper-stabilised amplifiers - Circuit sheet 5
The chopper-stabilised amplifiers were chosen because the typical chopping frequency
is much higher than any mechanical resonances of the monolith and associated
mechanical components. This is in contrast with all other commercial chopper-
stabilised available at the time (August 1992) which have chopping frequencies of the
.order of 250 to 450 Hz. Unfortunately their use is complicated by the possibility of
'beat' frequencies and aliasing caused by un-synchronised clocks of similar frequency.
Consequently a clock generator was built which provides clocks at the correct
frequency, phase and amplitude to synchronise all chopper-stabilised amplifiers. Each
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amplifier incorporates a divide-by-two circuit at its clock input which is edged-
triggered, and by supplying adjacent amplifiers with anti-phase clocks there can be
no 'beat' frequencies, and aliasing is removed because the transient outputs of one
stage appear at the input of the next during a time when that stage is not being
switched.
Figure 3.4 shows the two SYNC signals which cause amplifies U8,U9,UI2 and U15
to operate synchronously but phase shifted with respect to U10 and U16. The signal
flow is such that when the output of any amplifier goes to the input of the next it is
operating with a different phase.
SYNC1
SYNC2
L U8:U9 U12 U15
,,,, ,,__ U 113__' U 16J
Figure 3.4 - Clock timing for chopper-stabilised amplifiers
The amplifiers require a clock signal which switches from their negative supply to
+ 5v above it, and so U 18 is used as a voltage regulator with -7. 95v as the Ov
reference! The normal Ov is effectively regulated down to about -3v, which creates
a supply at +5v with respect to -7.95v. The exact voltage is determined by R25 and
R26, and provides current for the high-frequency clock-generator U19, as well as
counter U20 and inverterlbuffer U21. U19 incorporates a 20MHz crystal-based
oscillator and a divider chain which gives 78.125kHz at pin 2, which is further
divided by 4 to give 19.53125 kHz for each of the anti-phase clock signals from the
inverters in U21. Local division by 2 in each amplifier means that they operate at
9.795625kHz, which is just below their nominal operating frequency of 10kHz .
. 3.6.3 Monitor ADC and temperature sensors - Circuit sheet 6
It is possible for the loads of either drive output to become open circuit and thereby
cause incorrect operation of the entire system. If there is no load the output becomes
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saturated at about ± 13.5 volts and this may be used as an indication that all is not
well. U25 is an integrating ADC with 18 bit resolution and is used to monitor the
voltage at the output of the power amplifier for each drive. The embedded software
passes a number to the slave computer which is related to the measured voltages, and
this is multiplied by appropriate constants to give true voltage levels. These constants
were found empirically so that the computed voltage agreed with that measured by
a Hewlett Packard 5-digit voltmeter. Resistors R36,R37,R38 and R39 attenuate the
main drive voltages to provide levels which are in the range of U25, which is about
± 1.2v.
The ADC has four programmable digital outputs, of which three are used to control
a low-leakage analogue multiplexer,U26. The embedded software uses a timer to
create interrupts every 2.5ms and the service routine controls the ADC via dedicated
serial communication facilities, called the serial peripheral interface (SPI).
Apart from the drive voltages, the outputs of two linear temperature sensors are also
monitored, to determine the temperature of the air at the inlet and the exhaust. If the
exhaust temperature is more that about 3°C higher than the inlet temperature there
is cause for concern as the internal power dissipation is too high. In fact the absolute
accuracy of the sensors means that there is an offset in the measured temperature and
the true difference may not be presented. It is therefore better to note the readings
when the drive is operating correctly and become concerned if the readings change
in the future.
The ADC requires +5v and -5v power supplies and these are obtained locally by
REG6 and REG7 respectively, with decoupling provided by capacitors C73,C74,C75
and C76. The stability of the measurements made by the ADC is limited by the
voltage reference D3, which has a temperature coefficient of about 2OppmfOC.
3.6.4 Isolated serial link - Circuit sheet 3
The drive is controlled by messages which are passed via an RS232 compatible
interface. In order to provide isolation of the ground-rail the interface circuitry is
. optically coupled, via U5. This is a dedicated interface circuit [3.7] which allows for
handshake control lines as well as serial data lines. The Request to Send output level
may be controlled, or the Clear-to-Send input read, by the microcontroller UI;
although in the present software they are not actively used.
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3.6.5 Non-volatile memory - Circuit sheet 3
At the start of the design it was thought that messages would be sent directly from
the host computer to the drive(s) and it would be necessary for control functions to
be implemented internally. Since calibration tables are needed to implement the
proposed control strategy some form of non-volatile storage had to be included to
avoid re-calibration at every power-on. Battery backed Random Access Memory
(RAM) could have been used but using an Electrically Erasable Programmable Read
Only Memory (EEPROM) obviated the need for a battery and was a practical
proposition because many milli-seconds are available for each write cycle during the
calibration process. The memory requirement is dependent on the control strategy and
for that proposed only a few hundred bytes were needed. Consequently a small
lkByte EEPROM could have been used but the additional cost of providing a much
larger memory was negligible when considered with respect to the cost of other
components. U4, a 32k Byte EEPROM, [3.8], derives its address from U2 and U3,
which are serial-in/parallel-out shift registers connected to the serial peripheral
interface of Ul. Data is supplied in parallel directly from port A of Ul, with three
control functions from other ports. Reading and writing is controlled by U l, which
uses the internal timer interrupt service routine to synchronise access to U4, so as not
to disturb the timing of accesses to the precision ADC (ADCl) or the monitor ADC
(U25). When the decision was taken to include a slave PC between the host computer
and the coil-drivers it was realised that all calibration information could be held on
the hard-disc of the slave PC. This means that the non-volatile memory is not actually
used and serves no active purpose, however instructions may be sent over the serial
link to write or read any location. See commands T,U and V in section 4.4
3.6.6 Configuration switches - Circuit sheet 3
Extensive experience with the design and construction of a number of other embedded
control systems has shown that it is useful to be able to alter the performance andlor
characteristics by the movement of a few small switches. Consequently an 8-way
dual-in-line switch bank was included together with pull-up resistor pack R41, and
interface buffer U22. In fact U22 is an octal latch with tri-state outputs, but the latch
. is wired to be transparent. Once again, when the decision was taken to include a slave
PC, changes in performance can be brought about by revisions to the software
running on the slave PC. Consequently in the present implementation the switches
have no active function, but may be read by appropriate commands if required.
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3.7 Component layout and Printed Circuit Board
A substantial amount of time was spent considering the relative positions of the
components as a printed circuit board was designed using a software package called
CADSTAR [3.9]. A number of constraints had to satisfied, including:-
Use of a standard 19 inch rack-mounting chassis.
Separation/spacing of power supply, digital and analogue components.
Allowing forced air flow over all precision analogue components, especially
sensing resistors and the voltage reference(s).
Figure 3.5 shows clearly the relative positions of the components, and in particular
the section on the right containing the analogue components which is separated from
the power supplies and digital components with an internal baffle. The precision ADC
is mounted above the digital components but is shielded by its own casing. Figure 3.6
shows this and the direction of the fins on the heatsinks for the power amplifiers and
the current sensing-resistors. The heatsinks were machined from blocks of aluminium
so that-the fins would be in line with the air flow which is from front to back. It is
not clear from the photographs that other holes were drilled at appropriate positions
so that air is forced over the power supply and ADC module, to·the exhaust fan,
without passing over the precision analogue components in the baffled section.
The Printed Circuit Board (PCB) took over 100 hours to design even with the CAD
tools and extensive previous experience. The apparent simplicity of the finished
layout, shown in centre-line form at 70% of true size in Annex [2], belies the
numerous layouts that had to be abandoned because they would not route
satisfactorily. A number of important features are either not obvious or not shown,
and attention is drawn to the following:-
The board has 4 layers. Routing top, inner and bottom, with an inner copper
layer acting as a shielded between critical analogue routes on other layers. The
shield is not the same as a ground plane and there are no steady currents
within it. It is joined to analogue ground at only one place near HA.
All digital signals are kept well away from analogue signal conditioning done
by the chopper-stabilised amplifiers.
All power-supply routes and critical signal routes use a single layer.
Consequently there are no changes in layer using via-holes, and therefore no
undesirable parasitic series resistances.
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Where possible signals that pass on different layers without the shield layer
between them, do so at right-angles, so as to minimise coupling.
The digital components, monitor ADC, precision drive and heater drive have
Ov rails that are 'starred' out from the voltage regulators, so as to minimise
cross-effects.
Where possible, and useful, the analogue Ov routes have sheet copper overlays
to minimise voltage drops.
The RS232 signals are well away from all other routes.
Mains 240v ac. is carried on wide routes on the bottom side of the board,
underneath the toroidal transformers, but there is no shield in this region, and
therefore no possibility of electrical breakthrough.
Technician support was sought for the layout, but it was soon apparent that it is only
with a critical understanding of the whole circuit that necessary constraints may be
identified and accommodated. Initial layouts were not optimal, and eventually the
whole layout was done personally.
To complete this chapter, Figure 3.7 shows the appearance of the complete system.
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Figure 3.5 - Top-view of assembled PCB
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Figure 3.6 - Oblique-view of chassis and PCB
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Figure 3.7 - Appearance of completed system
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Chapter 4 Embedded Software
Many different microprocessors from various manufacturers have been integrated
together with peripheral circuit elements such as memory, parallel ports and counters,
to form single- chip microcomputers. All the major semiconductor manufacturers such
as Texas Instruments, Motorola, Intel, National Semiconductor etc. now make
microcontrollers and each has achieved a share in the market with niche products. A
microcomputer by Motorola was chosen because
a) of the suitability of its hardware characteristics
b) of the availability of an in-circuit emulator
c) it had already been used successfully in of other applications
d) it comes from the largest family of similar devices.
The software occupies about 4k bytes of the 8k byte capacity and although the
processor was not designed for general data processing it manipulates numeric
variables faster than either the ADC conversion-rate or the serial communications-
rate, so its speed of operation is not a limiting factor. An up-date rate of several
readings per second is acceptable for the present application.
For a brief introduction to the processor and its instruction set the following text is
included from [4.1], but for a full description see [4.2,4.3]
"The M6805Family architecture has been optimized for controller applications,
rather than general purpose data processing operations. Several features contribute
to this optimisation.
The instruction set, used in the M6805 Family, is specifically designed for byte-
efficient program storage. Byte efficiency permits a maximum amount of program
function to be implemented within a finite amount of on-chip ROM. Improved ROM
efficiency allows the M6805 Family to be used in applications where other processors
might not perform the task in the available ROM space. More features may be
included in applications where the ROM space is more than adequate. In some cases
the user may wish to include programs for more than one application. In such cases
the appropriate program could be selected by the power-up initialization program.
The ability to nest subroutines, the addition of true bit test and manipulation
instructions, the multi-function instructions, and the versatile addressing modes all
contribute to the byte efficiency"
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In 1980 when this was written, program storage space was at a premium, but now
there are family members with 32k bytes of program memory, and byte efficiency is
not such a key issue in the design process. However the fact that the family dates
back over 14 years means that the parts available today have been greatly refined and
are the result of considerable research effort and development. In particular, in the
MC68HC705C8S the processor core has been integrated onto a single chip with 8k
bytes of EPROM, 304 bytes of RAM, an asynchronous communications controller,
24 bi-directional Input/Output lines, a 16-bit timer, and a synchronous serial
peripheral interface (SPI).
It is not practical to describe in exhaustive detail the purpose of every instruction in
the embedded software, since this may be inferred by reading the annotated listing
which appears in Annex [3]. However it is appropriate to describe some of the more
important features, and these appear below. In order to refer to various parts of the
listing label names are shown in italics, line numbers a 5-digit decimal strings, and
addresses as 4 hexadecimal characters preceded by '$'. A cross-reference table for
all labels is shown at the end of the listing.
4.1 Initialisation
After a hardware reset when power is first applied the software configures the
microcontroller for operation in the particular hardware environment by setting up a
number of special locations (see cfig at line 02076) and then waits for a command to
be received via the serial link from the controlling computer. Port A is manipulated
so that it appears like a data bus in an ordinary microprocessor based system, but it
changes only when necessary so as to minimise the electrical noise produced by its
output stage. Port B is a collection of control lines for enabling read/write functions
in other devices, and Port C acts as individual 'chip select' lines. The pins associated
with port D are used for specific dedicated functions such as serial input and output.
All pins of the microcontroller are used except for -IRQ, PCO and TCMP. The
allocation of each pin is summarised in Figure 4.1.
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MC68HC70SC8S Circuit Port ID Function
Pin No. Label Name
11 CO PAD 080 (Data Bus LSB)
10 Cl PAl OBI
9 C2 PA2 DB2
8 C3 PA3 DB3
7 C4 PA4 DB4
6 CS PAS DBS
5 C6 PA6 DB6
4 C7 PA7 DB7 (Data Bus MSB)
12 C8 PBO NWRLB/AO
13 C9 PBl NWRHB/A1
14 CID PB2 NRO/NOE
15 Cll PB3 NWR
16 C12 PB4 NLDAC
17 C13 PBS RESET of AOl175K
18 C14 PB6 50/60Hz select of AD1175K
19 CIS PB7 RTS auxiliary RS232 output
28 Cl6 PCO not used
27 Cl7 PC1 -CS switch input select
26 C18 PC2 -CS AOl17S select
25 Cl9 PC3 -CS A01145BG Heater select
24 C20 PC4 -CS AOl14SBG Secondary DAC select
23 C21 PC5 -CS A0114SBG Primary DAC select
22 C22 PC6 -CS MAX132CNG ADC select
21 C23 PC7 -CS RAM/Flash EEPROM select
29 C24 POD RS232 input
30 C2S POI RS232 output
~1 C26 PD2 MISO from MAX132CNG
32 C27 P03 MOSI to MAX132CNG and Address Generator
33 C28 PD4 SCLK to MAX132CNG and Address Generator
34 C29 POS -SS tied to +5v
- C30 PD6 Does not exist - p~serves numbering
36 C31 PD7 CTS auxiliary RS232 input
37 C32 TCAP unused capture input tied to +Sv
35 C33 TCMP output to LED via driver
2 C34 -IRQ -Interrupt tied to +5v
1 C35 -RESET -Reset from LM2925T regulator
Figure 4.1 - Port allocation
4.2 Serial interface and command structure
The microcontroller incorporates an asynchronous serial interface and this is
configured to transmit and receive at 9600 baud, with 1 start bit, 8-data bits and 1
stop bit. As individual characters are received and assembled by the rdl routine at
00461 the most significant bit (msb) is forced to zero. During transmission the msb
is always zero.
Commands take the form of a command letter, which may be either upper or lower
case, optionally followed by parameters which depend upon the actual command. If
the command is recognised a reply is generated which terminates in the sequence
'Y' <Ck > <LF>, however if the command is not recognised or the parameters are
in some way invalid the reply consists of ..'N' <CR> <LF >.These sequences are
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thought of as 'ack' and 'nack'. When a command line has been received its execution
may take many milli-seconds, and it is important for the controlling computer to wait
for an acknowledgement sequence before sending a further command. This is
necessary because received characters are not buffered.
Commands are provided for many functions which include reading the Precision ADC
and setting the levels of the DACs. Some of the commands are included for
diagnostic purposes and were used during the development of the drives and are of
little general use. Commands 'X', 'Y' and 'Z' are used for normal operation and are
described in detail later.
4.3 Timer interrupt and serviceroutines
The hardware timer, its related registers, and service routine, create an interrupt
every 2.5 milli-seconds which is independent of all other activity. Within the service
routine tims at 02135 are calls to padcs at 02172, and odes at 02297, which read the
precision ADC and the monitor ADC respectively. The precision ADC is used to
measure the voltage across the current-sensing resistor, while the monitor ADC
provides measures of such things as the air inlet temperature, and the voltage at the
output of the power amplifiers. The overall effect is to access the ADC's at a regular
rate and provide the user with the most recently read values in specific memory
locations. Not every interrupt causes an ADC value to be copied to memory, as both
ADCs take 62.5ms for each conversion.
A cyclic buffer is used to store the most recent 16 samples from the precision ADC
so that a moving average may be calculated. Every timer interrupt routine padcs at
02172 first calls getst at 02183 to discover if the ADC is busy. To do this the
simulated address select lines PBOand PBl are both cleared to gain access to the
status register. When the select line PC2 (also called N1175) is put low together with
PB2 (also called NRD) the status register drives port A, which is read by the
microcontroller. Only one in twenty-five calls to getst will show the ADC to be
ready, and when this happens getr at 02195 is called to read the latest conversion,
followed by putcm at 02210 to output the DEFCON command to the ADC which
starts another conversion. Once the ADC has been restarted, the last reading is
buffered to allow the average of the last 16 readings to be found. 16 was chosen
because the average corresponds to the mean of the readings taken over the last
second, and division by 16 is easily implemented in binary as 4 right shifts. Buffering
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and averaging is done by a call to sampb at 02223. For more information on
controlling the precision ADC see the data sheet for Analogue Devices part AD1175K
in Appendix [A].
Control of the monitor ADC is complicated and determined by a STATE counter
which increments every timer interrupt (see ades at 02297), and only when this
counter has certain values does additional activity take place. Since 8 inputs are
monitored a new block of readings is available every 8 x 0.0625 seconds or O.Ss.
The monitor ADC is Maxim part MAX132CNW. Unfortunately some of the technical
descriptions in its data sheet [4.4] are confusing and much time was spent making the
service routine work correctly, and efficiently. When a reading has been made the
parallel output bits of U25 are altered to agree with the CHAN counter, so that a new
analogue channel is selected with the multiplexer U26.
The routine tims also manages variable TOUT which is decremented if non-zero every
2.5ms, as well as controlling the blinking of the light emitting diode on the front
panel. The blinking action is accomplished by co-ordinating the overflow flag, the
OLVL bit in the Timer Control Register, and the values of BLSTAT, BLCNI', BLIVL.
See lines 02136 to 02155.
4.4 Command decoder and command execution
There is provision for up to 26 commands, each beginning with a single letter from
the alphabet. rdl at 00461, and emd at 00491 are called in sequence near mainl at
00450, to read a line from the serial interface and then decode it. The line is
terminated by <CR>. Use is made of a command table, cmdtb at 00509, which
defines the start address of each routine. Unallocated commands are all associated
with a 'nul' routine, while all others have a label which includes the command letter
to allow for easy identification. The table is shown in Figure 4.2.
For a detailed understanding of the operation of each command the listing in Annex
[3] may be studied at the relevant address. A brief description of the more important
commands follows. All commands were used during the development of the drives,
but only commands X,Y and Z are currently used by the software in the slave PC.
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00508 * a list of command from A ..Z
00509 0288 0330 cmdtb fdb cmdA synchronises ADC then outputs 8 numbers
00510 028A 035F fdb cmdS repeated cmdA
00511 028C 0367 fdb cmdC repeatedly outputs PAOC, averaged PAOC
00512 028E 0388 fdb cmdO repeatedly outputs averaged PAOC
00513 0290 02SC fdb nul E
00514 0292 02SC fdb nul F
00515 0294 02SC fdb nul G
00516 0296 030A fdb cmdH Prepare Heater OAC
00517 0298 03A7 fdb cmdI Output a ramp to Heater OAC
00518 029A 02SC fdb nul J
00519 029C 02SC fdb nul K
00520 029E 0404 fdb cmdL Load all OACs - pulses -LOAC line
00521 02AO 0410 fdb cmdM set MODE byte
00522 02A2 02SC fdb nul N
00523 02A4 02SC fdb nul 0
00524 02A6 041A fdb cmdP Prepare Primary DAC
00525 02A8 0461 fdb cmdQ Read precision ADC 20 times
00526 02M 0471 fdb cmdR Read precision ADC as 6+2 hex
characters
00527 02AC 0495 fdb cmdS Prepare Secondary DAC
00528 02AE 04C2 fdb cmdT Enable/Disable software protection of
EEPROM
00529 02S0 057S fdb cmdU Read OIL switches as hex pair
00530 02S2 05C3 fdb cmdV Read bytes from EEPROM
00531 02S4 05EA fdb cmdW Write a byte to EEPROM
00532 02S6 0615 fdb cmdx Read moving average of precision ADC in
Hex
00533 02S8 063S fdb cmdY Read all MAX132 channels in hex
00534 02SA 064C fdb cmdZ Set some/all DACs
00536 * nothing to do
00537 02SC 81 nul rts
Figure 4.2 - Command address table
COMMANDSH,P,S,L,Z:
In order to change the level on a DAC output it is necessary to write to the high- and
low-order bytes of its input latch, and then pulse the Load-DAC pin. Bytes may be
written in any order to each of the three DACs without altering the voltage outputs.
It is only when -LDAC is put low that the input buffers are copied to the main DAC
latch. In this way all DACs may be made to update their outputs simultaneously.
Command H,P and S prepare the Heater, Primary and Secondary DACs respectively,
and command L pulses -LDAC. In order to provide the expected interpretation to the
parameters it is necessary to use the 16-bit two's-complement value of each
parameter, so that a positive parameter produces a positive voltage at the output of
power amplifiers. Each parameter should be a sequence of 4 Hexadecimal
characters, where $8000 corresponds to -5 volts and $7FFF with almost +5 volts.
For example 'POOOO'will prepare the primary DAC for zero volts next time
command L is received.
The assembly language code associated with command P is shown in Figure 4.3, and
is identical in structure with that for commands H and S.
00774 * write to Primary OAC buffer, 2's complement of input parameter
00775 041A CO 0420 cmdP jsr getpw get word parameter
00776 0410 24 OD bcc cmdPz part is missing
00777 041F CD 043C jsr paneg
00778 0422 B6 BE lda PARH output high part
00779 0424 AD 21 bsr cmdPh
00780 0426 B6 BF lda PARL
00781 0428 AD 2A bsr cmdPl
00782 042A IE B9 bset ACK,MOOE acknowledge
00783 042C 81 cmdPz rts
00804 0447 9B cmdPh sei protect sequence
00805 0448 B7 00 sta PA output high byte to Primary OAC
00806 044A 13 01 bclr NWRHB,PB select high byte
00807 044C 10 01 bset NWRLB,PB but not low byte
00808 044E 1B 02 bclr N1145P,PC
00809 0450 lA 02 bset N1145P ,PC
00810 0452 9A cli allow interrupts again
00811 0453 81 rts
00813 0454 9B cmdPl sei protect sequence
00814 0455 B7 00 sta PA output low byte to Primary OAC
00815 0457 11 01 bclr NWRLB,PB select low byte
00816 0459 12 01 bset NWRHB,PB but not high byte
00817 045B 1B 02 bclr N1145P ,PC
00818 0450 lA 02 bset N1145P,PC
00819 045F 9A cli allow interrupts again
00820 0460 81 rts
Figure 4.3 - Preparing primary DAC
The parameter is negated by a call to paneg at 00777 to compensate for the signal
inversion caused by summing amplifier UI0. Notice the inclusion of the instruction
sei at 00804 (and 00813) which disables interrupts until eli at 00811 (and 00819), so
that the value output to port A, cannot be disturbed by the timer interrupt service
routine which has also to manipulate the contents of port A to control the precision
ADC. These regions of code were not originally protected in this way and the result
was for the DACs to be updated with spurious values occasionally.
Command Z calls cmdZ at 01088 which then calls the routines corresponding with
commands S, P and H in turn. Each accepts one parameter and prepares its own
DAC, and so long as there is at least one parameter -LDAC is pulsed. This command
was included to reduce (slightly) the time delay associated with sending three separate
. commands. Also, it is possible to change just the secondary DAC if only one
parameter is present. For example 'Z7FFF' , puts the secondary DAC to its maximum
positive value without altering either of the other DAC's. Similarly 'ZOOOOOOOO', will
clear the secondary and primary DACs, but leaves the heater DAC unchanged. The
order S,P ,H, was chosen deliberately, based on the frequency with which the various
DACs may need to be updated.
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In the examples below of commands Y and X the following command had been
previously sent
z200040006000
which places the secondary DAC at 1.25v, primary DAC at 2.5v, and heater DAC
at 3.75v
COMMAND X:
Results in a reply of 6 hexadecimal characters corresponding to the average of the
most recent 16 readings obtained from the precision ADC. Since the conversion rate
is 16 per second, this corresponds to an average of the readings taken in the last
second. The reading is a 22-bit number placed in a 24-bit field biased by $4()()()()(),
such that positive full scale = 5volts = $600000, and negative full scale = -5volts
= $2()()()()().For more information on the coding scheme see the data sheet for
Analogue Devices part AD1l75K in Appendix [A]
With the previous Z command active command X gave the reply
502079Y
In an ideal system with no offsets the reply should be
($2000/64+$4000)*64+$400000 = $502000
Which shows there to be an offset of
($502079-$502000)/$200000*5 - 0.000288V • 288~V
COMMAND Y:
The software in the intermediate computer (slave PC) makes use of command Y to
access the conversions made by the monitor ADC. Study of andY at 01077 shows
that readings from all 8 channels are first copied to a buffer area which is not
corrupted while further readings are made during the timer interrupt service routine.
This area of 24 bytes is output as 48 hexadecimal characters. Each reading is
represented by 6 characters, with a somewhat obscure coding structure, but which
may be manipulated relatively easily by the Pascal program in the slave PC. See
function mox132_hex_toJp at line 320 of listing in Appendix [4]. The order of the
readings corresponds with the order of the signals on the analogue multiplexer, U26.
That is to say, Agnd, Slo, Drivel, Drive2, Temp_In, Temp_Out, Agnd, Agnd. See
circuit diagram sheet 6 in Annex[l].
A typical reply is
0000BD00048A01359AOIA78901D08601F1700000D50000D4Y
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which is split as
000080 00048A 01359A 01A789 010086 01F170 000005 000004 Y
and for drive 1with vref=0.61772 V these correspond to voltages at the monitor ADC
of
0.00035 0.00214 0.14599 0.19971 0.21904 0.23456 0.00039 0.00039
Agnd S10 Amp I Amp2 Temp_In Temp_Out Agnd Agnd
with interpretation after shifting and scaling of
O.Ov
Agnd
0.00179V 3.52454V 4.82466V 2l.S7°C 23.42°C
S10 Ampl Amp2 Temp_In Temp_Out
COMMANDS T,U,V:
The -non-volatile memory, is an Electrically Erasable Read Only Memory
(EEPROM), and is accessed by commands T, V, and W. Sending 'TP' will protect
the EEPROM from further write cycles until 'TU' is sent to un-protect the device.
The protection scheme is internal to the EEPROM and will remain in effect even if
the power is removed. That is to say the protection scheme is itself non-volatile.
When unprotected, command W may be used to write a byte at a given address. The
format is 'Waaaadd', where aaaa is the address inhexadecimal from $0000 to $7FFF,
and dd is the data byte also in Hexadecimal. Once written, the data is read back and
checked locally; if the data is not as expected the ACKnowledge bit in the MODE
byte is not set and the reply to the command is 'N' < CR> < LF > rather than
'Y' <CR> <LF> for a successful write operation. The most likely cause for a
negative reply is that the memory is still protected. It is always possible to read the
memory by using the V command, where the format is 'Vaaaann'. Again aaaa
represents the starting address, but nn is a count, in hexadecimal, of the number of
bytes to be read. For example 'VOloo20' will read and send back 32 (decimal)
hexadecimal pairs starting at address $0100.
. Non-volatile memory is included to allow important calibration data to be stored
locally and thereby permit stand-alone operation. A capacity of 32k bytes far
exceeded the needs of any control algorithm that was considered, but it was cost-
effective to include this amount of memory.
- 56 -
4.5 Floating-point interpreter
In the belief that local (or embedded) closed-loop control was to be performed by the
software, many routines were written for floating-point arithmetic. However when it
was decided that an intermediate computer would perform the control function these
routines were no longer needed. (See section 2.4.2 for comment on this decision).
Considerable time was spent developing these routines, which were tested extensively.
A brief description is included for completeness and in case future developments
warrant the use of embedded arithmetic functions.
An electronic Bulletin Board run by Motorola [4.5] and containing software for the
MC6805 family of microprocessors was accessed during a search for floating-point
routines, but unfortunately only simple integer routines for l6-bit numbers were
found. Further investigation revealed a source-code listing for a Stack Orientated
Arithmetic Processor [4.6] for the 6800 microprocessor. Unfortunately there are no
instructions in the 6805 processor for stack-relative addressing and direct translation
was not possible. However the source-code did provide a valuable insight to several
techniques; notably the use of unsigned arithmetic operations to support signed
floating-point operations.
In the interests of speed of operation a floating-point format was used which makes
use of an 8-bit biased exponent with a normalised, signed, msb suppressed, 24-bit
mantissa. Each floating-point number occupies four bytes and allows numbers to be
expressed to about 7 decimal places over 76 orders of magnitude. An exponent of
zero means the number is zero. For examples of the encoding scheme see the
predefined constants at 02062.
Storage has been allocated for 8 floating-point accumulators starting at $0030. These
accumulators are numbered from 0 to 7, of which FPO..3, may be used implicitly by
various routines, and in particular FPl and FP2 have special significance. For
examplefpmul at $0882 multiplies the number in FPl with that in FP2 and the result
replaces FPl, with FP2 left undefined.
It is possible to call various floating-point routines directly in the order they are
required but to simplify the process of writing sequences of floating-point operations
an interpreter was written which calls floating-point routines depending on the value
of a code byte which is taken from a table of code bytes, at an address given by the
programmer. Code bytes are divided into left-hand and right-hand nibbles, and each
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Code Time
us
Main 0
Group 1 90
2 90
3 90
4 70
5 70
6 70
7 260
8 260
9 350
A 1850
B
C
0
E
F
Branch
group
0
1
2
3
4
5
6
7
8
9
A
B
C
D,E,F
0
1
2
3
4 4800
5
6
7
8
9
A
B
C
0
E,F
xxx
nop
sld1
sst1
sld2
ld1
stl
ld2
add
sub
mul
div
br
fun
cnt
adc
undefined
bra
beq
bne
bpl
bmi
call
ret
exit
wt
syn
bc
bs
dly
undefined
clr
abs
neg
sgn
sqt
sqr
swp
fix
flt
Int
frac
out
crlf
spac
undefined
Operation
no operation, used to complete a byte
short load of FP1 using low nibble as address
short store of FP1 using low nibble as address
short load of FP2 using low nibble as address
load FP1 - using next byte as address
store FP1 - using next byte as address
load FP2 - using next byte as address
FP1=FP1+FP2
FP1=FP1-FP2
FP1=FP1*FP2
FP1=FP1/FP2
branch group
function group
load/dec and branch counter group
load FP1 with ADC conversion; low-nibble-channel
branch always
branch if FP1=0
branch if FP1<>0
branch if FP1 sign bit = 0
branch if FP1 sign bit = 1
reserved
reserved
leave interpreter
wait if keyboard activity
synchronise with CHAN counter
branch if bits clear
branch if bits set
delay in 0.1 sec intervals
FP1=0
FP1=abs(FP1)
FP1=-FP1
FP1=-l,O,+1 matching sign of FPl
FP1=square root(FP1) [4.6] - uses FPO,l,2,3
FPl=FPl*FPl
FPl<->FP2
fix FPl
float FP1
find integer nearer zero
remove integer part
output FPl in fixed point format to RS232
output CRLF to RS232
output a space to RS232
Function
group
Figure 4.4 - Interpreter operations
nibble is associated with a particular function or sub function. It is not necessary for
the programmer to remember the actual value of each nibble because macro
definitions were written which achieve the translation automatically. The programmer
types 'fxxx' and the assembler creates references to 'fpxxx' where xxx is one of the
operations listed in Figure 4.4. When an address is needed for an operand it is
encoded in a special way and may cause access to the microcontroller's internal
RAM, ROM or external EEPROM. See routines compx, cstol at $07EOand $07E7
respectively.
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As an example in the use of the interpreter, consider the calculation needed to
determine the correct setting for the heater drive circuit in order to maintain constant
total power dissipation. Since the power in the drive coil is proportional to the square
of the voltage across the current-sensing resistor, which in tum is proportional to
reading of monitor ADC channel 2, the voltage setting for the heater drive is given
by:
Heater voltage=KlvK2-ADC22 KI is a function of coil, heater and reference
resistances, and ADC reference voltage; and K2 is
desired total power.
Figure 4.5 shows how this formula may be evaluated using the interpreter.
* call interpreter
,00608 0320 AE 03 CL 1dx IL/256
00609 032F A6 3D 1da ILX256
00610 0331 CO 0680 jsr fintp
0061x 0334 IE 89 bset ACK.MOOE
0061x 0336 81 rts
* Formula = K1 * SQRT(K2- (ADC 2)A2)
00619 0330 89 L fc fbr ,fsyn
00620 033E E2 fc fadc,2
00621 033F CS fc ffun,fsqr
00622 0340 C2 fc ffun,fneg
00623 0341 67 fc f1d2,fadd
00624 0342 82 fcb $82
00625 0343 C4 fc ffun.fsqt
00626 0344 69 fc fld2.fmu1
00627 0345 81 fcb $81
00628 0346 85 fc fbr,fexit
Figure 4.5 - Example of using interpreter
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pointer high
pointer low
interpret
acknowledge
fpsyn creates a 'snap-shot' of
all 8 channels by copying the
readings from AOCR at $0070 to
~ at $0088
fD!Q£ accesses current copy
fD!gr multiplies FP1 by itself
fpneg negated FP1
FP2-K2. then FP1-FP1+K2
!P!a! finds sqare root of FP1
by iteration. see [4.7]
FP2=K1. then FP1=FP1*K1
leave interpreter
Chapter 5 Slave PC Software
The software in the PC was written in Pascal to suit the Turbo Pascal compiler
version 5.0 by Borland International [5.1]. Annex [4] contains a listing of the
program named cc1vJ5fp, along with a supporting unit named ccsup. All of the main
program was written specifically for this project but most of the supporting unit
already existed as a result of previous personal work. Additional units to support
interrupt-driven buffered asynchronous communications have also been used, and
these were purchased from Blaise Computing Inc. [5.2]. Pascal was chosen in
preference to other languages such as C or C++ for a number of reasons, including
familiarity and subsequent readability and maintainability by others. In the
descriptions that follow all line numbers refer to lines in listing cc1vJ5fp.
5.1 Main program
The purpose of the software is to accept messages sent from a host computer via
channel COM3: and provide continuous close-loop control of two coil-drivers
connected via channels COMl: and COM2:; where all channels use serial
asynchronous communications. (Figure 2.6 shows the interconnection of equipment).
The control involves interpreting messages from the host (computer) which represent
requests for particular set-points, and sending the appropriate low-level commands to
each coil-driver. This task is complicated by the need to allow keyboard entry of set-
points at the slave PC, while maintaining closed-loop control. The set-points are the
readings which should be obtained by the precision ADCs, and therefore represent
the voltage across the sensing pins of the precision resistors. The currents in the coils
are linearly related to these voltages, with a range of ±71 rnA. There is an additional
requirement for calibration of the DAC's within each drive, which means that at any
moment the slave PC may be in one of three modes of operation; host, keyboard or
calibration.
A full understanding of the operation of the software may be deduced by studying the
listing but it is helpful here to describe the operation of the main sections so as to
appreciate better the overall operation. Referring to the listing in Figure 5.1, the
program section called {main} begins with initialisation of general variables and then
of variables specific to drive 1, drive 2 and the host. An attempt is then made to
restore the previous set of calibration parameters and tables, but if the relevant files
do not exist the mode is changed to force a calibration cycle, before switching back
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1557 begin {main}
1558 general initialise;
1559 initialise drive(drive[l],I);
1560 initialise-drive(drive[2],2);
1561 initialise-host(host,3);
1562 restore all parameters;
1563 if drive[I]~p.valid and drive[2].p.valid then
1564 set source(host pc)
1565 else - -
1566 set source(calibrate);
1567 repeat
1568 keyboard activity;
1569 case source of
1570 host pc: begin
1571 - get host command(host);
1572 execute host command(host);
1573 end; - -
1574 calibrate: begin
1575 if (drive[l].cal.state=cal finished) and
1576 (drive[2].cal.statemcal-finished) then
1577 begin -
1578 drive[1].p.valid := true;
1579 drive[2].p.valid := true;
1580 write all parameters;
1581 set sQurce(host pc);
1582 end - -
1583 else
1584 calibrate cycle
1585 end;-
1586 end;
1587 control loop;
1588 inc(tries);
1589 { gotoxy(10,21); write(loop count:6,reply count:6,tries:8); }
1590 report current time; - -
1591 until done; -
1592 clrscr;
1593 halt; {close files/coms via MyExit}
1594 end. {main}
Figure 5.1 - Main program listing
to host-mode. During normal operation the repeat..until structure at 1567-1591, loops
through four procedures; keyboard jacttvity , get_host_command,
execute host command, and control_loop. At no time does execution get 'stuck' in
any of these procedures, and all activity appears to be concurrent. Within
keyboard_activity at 1353-1434 the mode may be changed using key letters which
start the words in the Options box at the lower left comer of the display; these are
Abort, Calibrate, Exit, Host, Keyboard. Selecting e, H or K causes a call to
setsource at 1323 which updates the screen where necessary and alters the value of
various control variables to indicate the change of state. Wherever possible
enumerated data-types have been used whose names reflect the intended state or
activity. If a complete and valid message has arrived from the host computer, as
determined by get_host_command at 813-850, this fact is flagged to
execute host command via the variable host.com.state.
It is the function of control_loop at 1027-1100 to send commands to each drive which
depend on the corresponding set-point, which itself may have been defined by either
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host messages, local keyboard entry, or the calibration procedure. Use is made of the
drive commands X, Y and Z which read the precision ADC, all channels of the
monitor ADC, and set the levels of the DACs respectively. The behaviour of the
control-loop is determined by the value of the variable named loop _state associated
with each drive. Not all calls to this procedure result in commands being send or
replies received; indeed the speed of operation of the computer is very much faster
than the rate of transfer of characters via the serial link and the procedure may be
called many times before a complete message is sent or received via the interrupt
driven buffers. Timing is co-ordinated by using the real-time counter within the slave
PC, which is accessed by the ticks function at 246-249. The value returned increments
at a rate of about 18.2 per second. Constants whose names begin with ticks_ at 82-84
determine various important intervals. Currently the values are such that the monitor
ADC is accessed every 5 seconds; there is a time-out of 3 seconds for a reply from
a drive and the control loop is started every second. As there is not an integer number
of ticks per second the timings are approximate.
Also' as part of the main program loop is a call to report_current _time which updates
the displayed time once per second. This provides a visual indication to the user that
the software is 'working' even if all other displayed parameters appear static.
Considerable time was spent on the creation of clear and sensible displays that were
of use during both the development phases and actual use in a commercial metrology
laboratory, such as that at the National Physical Laboratory (NPL). The next section
describes the screen presentations in more detail.
5.2 Screen presentations
When the PC is turned on, program cc1vJ5fp is run automatically via a call in the
AUTOEXEC.BAT file of the PC, and the screen appears very similar to the
photograph shown in Figure 5.2. The source is set to HOST PC and the set-point for
each drive to 0.0 volts. The screen is divided into three main areas, showing the
status of the drives, the options available and the date of the last calibration. Each
area is now described in more detail, beginning with the status of each drive, in terms
of one drive.
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Set-Point This represents the voltage that is to appear across the sensing
wires of the precision resistor, as read by the precision ADC. It
may be defined by a message from the host, or the keyboard, or
the calibration procedure. The value should be between -5.0 and
+5.0.
Precision ADC This is the reading from the precision, 22-bit ADC, and should
be very close to the set-point, except when the set-point is
changed and there is a characteristic settling time. There is an
oscillating bar to the right of the number to show when a new
reading has been made, and this provides an indication that the
control loop is operating in the event that the actual readings are
stable.
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Mean Difference The difference between the set-point and the reading obtained by
the precision ADC is used as the input to a moving window
filter, and the effect is to display the average of the 12 most
recent differences. Consequently when the value of either the
primary or secondary DAC is altered the mean difference is not
valid until12 reading have been made. When the window is full
the display is in white, otherwise it is grey. So long as the mean
difference is less than 0.000005 in absolute value no automatic
corrective action (trimming) takes place and the readings are
continuously shown in white.
Keyboard Entry
Primary DAC
When keyboard entry is selected by pressing K, numbers appear
in the fourth row and may be edited by pressing keys on the
keyboard. See section 5.6 for a full description.
When the set-point is altered the control algorithm may change
the value of the Primary DAC. Its predicted voltage output is
shown as well as the associated Hexadecimal code.
Secondary DAC When the set-point is altered the control algorithm will change
the value of the Secondary DAC. Its predicted voltage output is
shown as well as the associated Hexadecimal code. The
contribution to the net output voltage is lI64th of the displayed
voltage. Also shown are two hexadecimal characters which
represents the value of a trim factor needed to compensate for
changes since the most recent calibration.
Heater_DAC This entry shows the voltage setting for the resistive heater if
present. During the design it was thought prudent to include a
way of operating the region near the coil at constant power, and
therefore constant temperature. However there is no evidence
that a heater is necessary and this reading may be ignored. Ifno
heating element is present the plug in the heater output socket on
the rear panel should contain a shorting link.
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Power
Amplifier 1
Amplifier 2
Temperature In
This entry shows the total power dissipated by the coil and
resistive heater if present (see Heater_DAC). It should always
appear as the same value for a given coil resistance, which is
defined during the calibration process.
The voltage from the power amplifier associated with the coil
output is always larger than the set-point because of the
resistance of the coil, but if the coil is open circuit the amplifier
will saturate at about ± 13.5 volts.
The voltage from the power amplifier associated with the heater
output is always larger than the heater DAC value but if the
heater is open circuit the amplifier will saturate at about ± 13.5
volts. (see Heater_DAC)
A linear integrated temperature sensor is used to measure the
temperature of the air which is taken into each drive unit near
the inlet on the front panel. The absolute accuracy is only about
±loC.
Temperature Out A linear integrated temperature sensor is used to measure the
temperature of the air as it is exhausted from each drive unit
near the rear panel. The absolute accuracy is only about ± 1°C.
The exhaust temperature is higher than the inlet temperature
because the air passes over the power amplifiers and the power
supplies, and a difference of up to 3 degrees may be expected.
More than 5 degrees is an indication that something is wrong.
Mean Loop Time The control loop may alter the DAC values approximately once
per second, and this entry shows the exact loop-time (1.04s). It
provides and indication that the system all is functioning
normally.
5.3 Calibration
When the operating environment is changed it is necessary to recalibrate the drives
to ensure optimum performance. This should be done after the system has been
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powered-up for 2 hours, and is simply initiated by pressing the letter C on the
keyboard. After a warning prompt the screen appears similar to the one in Figure 5.3.
This particular figure shows the screen for the very first calibration, and more entries
are seen if there has been a previous calibration. It is necessary to enter (or edit) the
values of the resistances for the coil and heater for both drives. If the heater does not
exist its value should be irrelevant, but for the software control algorithm to function
satisfactorily the heater resistance must be larger than the coil resistance, by about
10%. In fact without the heater, the whole concept of maintaining constant power
dissipation near the coil is not possible and the resistance of the coil is not needed.
However a non-zero entry of say 20, must be made for the software to function
correctly. The entry of values in this way allows a heater to be added without
additional modifications to the software. When all entries are correct, C should be
pressed to continue the calibration process .
.----------- COIL CONTROLLER ------------,
Source-CALIBRATION DRIVE 2
Floating HEX
DRIVE 1
Floating HEX
_------ Parameters --------.
Set Poi
Precisi
Mean Di
DRIVE 1 DRIVE 2
Power
Continue
Keyboar Coil Resistance 0 0.000
Heater Resistance 0
Primary
Secondal-------------------I
Heater_ Options
AmplifiL...-------------------'
Amplifier 2 V
Temperature in ·C
Temperature out ·C
Mean Loop Time s
Options I No Previous Calibration
Abort Calibrate Exit Boat Keyboard
Figure 5.3 - Screen when entering CALIBRATION
IN SUMMARY
During the calibration process a number of set-points are defined and the response of
the precision ADC is recorded for future use. Two files are created called cc1v15f.db
and cc1v15f.dt, which represent the same data but the former is in a machine-readable
binary format, whereas the latter appears as a printable text file. An abbreviated and
rearranged example of a typical text file is appears in Figure 5.4. It shows a record
of the voltages produced by the primary and secondary DACs across the sensing
wires of the precision reference resistor, for a number of control codes, and for both
drive units. From these readings a least-squares linear regression transfer function is
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calculated. Since the calibration process is deterministic it is possible to calculate the
time needed for completion, and this is added to the current time to provide an
estimate of the time of completion. This time is shown at the bottom right-hand side
of the display. During calibration both coils experience currents from minus full-
range to plus full-range, at approximately the same time. Consequently the monolith
will experience full translation but only modest twist, however if there is concern
about any movement it may be removed prior to calibration.
Edited and annotated contents of the ascii data file cclv15f.dt obtained during
testing of the calibration techniques.
Drive= 1 Drive: 2
Coil Resistance = 22.000 Coil Resistance = 22.000
Heater Resistance- 22.000 Heater Resistance= 22.000
Primary DAC statistics Primary DAC statistics
Temperature (In) = 23.9600 Temperature (in) = 24.7569
Number: 127 Number= 127
Index Code Voltage Error Index Code Voltage Error
1 -32256.0 -4.92171597 -0.00004635 1 -32256.0 -4.92238855 -0.00004427
2 -31744.0 -4.84356380 -0.00002003 2 -31744.0 -4.84419298 0.00000088..
63 -512.0 -0.07792139 -0.00005528 63 -512.0 -0.07709622 -0.00007802
64 0.0 0.00018167 -0.00007808 64 0.0 0.00105834 -0.00007387
127 32256.0 4.92212224 -0.00006690
mean x = 0.0 mean y - 0.00025976
a- 2.59756103275333E-0004
b- 1.52589576521978E-0004
r- 9.99999999924512E-0001
Secondary DAC statistics
Temperature (in) ..24.1393
Number- 63
1 -31744.0 -0.07546997 0.00001644
2 -30720.0 -0.07303190 0.00001282
31 -1024.0 -0.00226164 -0.00002596
32 0.0 0.00018215 -0.00002386
63 31744.0 0.07591248 0.00001403
mean x - 0.0 mean y .. 0.00020602
a= 2.06016358875072E-0004
b= 2.38446421095551E-0006
r= 9.99999922838470E-0001
127 32256.0 4.92461419' 0.00000548
mean x = 0.0 mean y ..0.00113221
a= 1.13221416323128E-0003
b= 1.52637540139278E-0004
r= 9.99999999858119E-0001
Secondary DAC statistics
Temperature (in) • 24.8809
Number.. 63
1 -31744.0 -0.07461846 0.00001557
2 -30720.0 -0.07218027 0.00001155
31 -1024.0 -0.00139141 -0.00002361
32 0.0 0.00105715 -0.00001726
63 31744.0 0.07679677 0.00001392
mean x- 0.0 mean y = 0.00107441
a= 1.D7441062018943E-0003
b= 2.38496859352594E-0006
r= 9.99999937323992E-0001
Figure 5.4 - Typical recorded calibration data
IN DETAIL
The general operation of the software is to interleave the control of both drives so
quickly that they appear to be controlled concurrently. The following description is
in terms of one drive but the strategy is applied to both drives simultaneously. When
the calibration process is started source = CALIBRATE and cal. state = cal start,
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1484 begin {calibratecycle}
1485 for i := 1 to max drive do
1486 with drive[i].caldo
1487 case state of
1488 cal idle . ,
1489 cal-start:
1490 begin
1491 set stats(p stats);
1492 state := cal p;
1493 define setpoint(drive[i],2);
1494 drive[i].strim := 0;
1495 if i=1 then
1496 display_finish_time;
1497 end;
1498 cal p
1499 begin
1500 if drive[i].padc_filter.validthen
1501 begin
1502 enter stats(pstats,drive[i].pcode,
1503 - drive[i].padcfilter.mean);
1504 if P stats.n=plimit/2then { record in middle of run}
1505 p_stats.temperature_in:= drive[i].fp_temperature_in;
1506 if P stats.n<=plimit then
1507 define setpoint(drive[i],I)
1508 else -
1509 begin
1510 apply stats(pstats);
1511 set stats(s stats);
1512 state := cal s;
1513 define setpoint(drive[i],2);
1514 end; -
1515 end;
1516 end;
1517 cal s
1518 begin
1519 if drive[i].padc_filter.validthen
1520 begin
1521 enter stats(sstats,drive[i].scode,
1522 _ drive[i].padc filter.mean);
1523 if s stats.nKslimit/2then { record in middle of run}
1524 s stats.temperaturein :. drive[i].fptemperaturein;
1525 if s stats.n<·slimit-then _ _
1526 define setpoint(drive[i],I)
1527 else -
1528 begin
1529 apply stats(sstats);
1530 state-:=cal finished;
1531 with drive[i]do
1532 begin
1533 drive[i].fpsetpoint := 0;
1534 set filter(padcfilter,fpsetpoint,
1535 _ precision_adc_filter_length,3);
1536 end;
1537 end;
1537 end;
1539 end;
1540 cal finished:
1541 end;
1542 end; {calibrate_cycle}
Figure 5.5 - Coding for calibrate-cycle
which forces the main program loop to call repeatedly the procedure calibrate cycle
at 1484-1542. See Figure 5.5 for a partial listing and Annex [4] for a full listing. The
behaviour of set_dacs at 984-1026 is modified so that calls from within control_loop
1027-1100, no longer force the DACs to track changes in the set-point. This has to
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be so, since the purpose of the calibration is to create look-up tables which are used
to permit the DACs to track the set-point. The first task of calibrate-cycle is to clear
the variables associated with the impending linear regression analysis by a call to
setstats at 464-476, and then make cal. state = calp , which makes set_dacs
calculate the setting of the primary DAC based solely on the set_point, with the
secondary DAC set to zero. The set-point is altered by calls to define _setpoint at
1442-1458 so that the most significant 7 bits of the primary DAC are cycled through
127possible values from 1 to 127. For each setting the average value of the precision
ADC during a 20 second period is stored, and used to compute regression
parameters. When all settings have been tried a call to apply_stats at 491-516
computes the coefficients of linear regression in the form Vpedc= a + b x DACp'
where DACpvaried from -32256 to + 32256. Values calculated during one calibration
cycle were a=2.5975 x 10-4,and b = 1.52589 x 10-4,which represents an offset of
0.26mV and near ideal scaling of 5/32768=0.000152587. These coefficients provide
confidence in the performance of the drive and are stored but not used by the closed-
loop tracking algorithm, which uses the table of stored values.
7 bits varied during
calibration
11511411311211111e1918171615141312111 e 1 Primary OAC
Secondary DAC 11511411311211111e1918171615141312111 e 1
12112~1911811711611511411311211111eI918171615141312111 el
Combined DAC
Figure 5.6 - Combined DACs during calibration
The behaviour of the secondary DAC is now determined when cal. state = cal s,
which makes setdacs calculate the setting of the secondary DAC based solely on the
set-point, with the primary DAC set to zero. The set-point is altered by calls to
define _setpoint so that the most significant 6 bits of the secondary DAC are cycled
through 63 possible values from 1 to 63. Once again averaged readings of the
precision ADC are taken, stored and used to compute the effect on the net output
voltage of the secondary DAC code again in the form Vpede= a + b x DAC., where
DAC. varied from -31744 to +31744. Values calculated during one calibration cycle
were a=2.0601 x 10-4,and b=2.384464 x 10~ which represents an offset ofO.206mV
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and scaling which is close to the theoretical value of 5/32768/64=2.384185 x 10-6.
The error was attributed to the tolerances of resistors RIO and Rll. Coefficients a
and b are stored and used in the form DACs = (Offset_voltage-a)/b by the closed-
loop tracking algorithm in order to compute the control code for the secondary DAC.
When both drives enter the cal_finished state all readings and parameters derived by
the calibration process are written to two data files, one in binary which is readily
recovered the next time the Slave PC is turned on, and one in text form which may
be printed and studied for interest.
5.4 Communication ports and interrupt driven buffers
Three serial communication ports are used by the slave PC, and each is associated
with a interrupt driven handler with reserved memory areas for transmit and receive
buffers. The use of buffers greatly simplifies the interface and improves operational
speed, as the main procedures can initiate messages and gather responses without
continuously monitoring the communication channels. The handlers were purchased
from Grey Matter, Devon, England, but originally came from Blaise Computing in
Berkley, California USA, and packaged under the name Asynch Plus. The associated
manual [5.2] describes a number of levels of implementation and the highest level
interface is used to create a file variable within Turbo Pascal that actually relates to
a physical communications channel. Consequently all serial input and output is then
performed via statements such as read(f,ch), where f has been previously assigned to
a communications port via _assignDD at line 635 in the procedure prepare_com_file
at 622-658. Also in this procedure the data rate is defined as 9600 baud, with no
parity, 8 data-bits, 1 stop bit, and no hardware handshake. When the buffer is empty
character code 26 is returned, so it is not possible to receive this character, which
corresponds to ASCII control-Z, The input and output queue sizes are set to 1024
characters, which are unnecessarily large as the longest reply from a drive is only
about 70 characters, but memory is not at a premium and there is room for
expansion!
The assignment of channels is
shown in Figure 5.7
Channel
COM!
COM2
COM3
PC I/O
$3F8
$2F8
$3£8
PC IRQ
4
3
5
Connection
Drive!
Drive 2
Host PC
Figure 5.7 - Assignment of communication
channels
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5.5 Closed-loopcontrol strategy
The program is written in such a way that messages are sent to, and replies received
from, each of the two drives in an interleaved manner. Consequently both drives may
be controlled as soon the messages are communicated via the serial links. State
variables for each drive determine the action to be taken the next time a reply is
received from a drive. Stated another way the program spends time repeatedly calling
control_loop rather than being stuck within it.
With reference to the main part of the control loop at 1027-1110 it will be seen that
the real-time clock within the PC is sampled, via the ticks function, at various parts
of the control loop to ensure messages are sent at certain time intervals. Command
X, which reads the moving average of the precision ADC, is issued every second, as
is command Z, which updates the DACs. Command Y is issued less frequently every
5 seconds to obtain information from the auxiliary/monitor ADC about the drive
voltages and temperatures. When data is received in response to the X and Y
commands the display is updated with calls to calcand._disp yrecision _ode at 905-
925, and calc_and _disp_aux_adc at 884-904 respectively. Each of these procedures
uses utility functions to obtain floating point numbers from the different and obscure
hexadecimal code structures. When a reply has been obtained from the X command,
(delayed by data from command Y if the timing is appropriate), the reading is used
by set_dacs at 984-1026 to compute revised values for the primary, secondary and
heater DACs. The set-point is used in different ways depending whether the control
strategy is to track the set-point automatically, calibrate the primary DAC, or
calibrate the secondary DAC. In normal operation the set-point is tracked by setting
the DACs to minimise the difference between the set-point and the mean reading of
the precision ADC. This is achieved in a three stage process. Firstly the setting of the
primary DAC which gives the nearest value is obtained from the table created during
calibration; secondly the code for the secondary DAC is calculated using the inverse
transfer function on the difference between the set-point and the nearest point; finally,
a trim is added to compensate for errors in the previous two steps, and/or drift due
to time and temperature. The trim called s_trim is calculated by auto _trim at 954-970,
and incremented or decremented each time the filter for the precision ADC holds a
valid mean and the absolute value of the difference between the set-point and the
mean is greater than max_error, which is set at 81 to 0.000005, or 1 ppm.
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5.6 Keyboard operation
When keyboard entry is selected by pressing K, the text in the top left-hand corner
of the display will show Source=KEYBOARD and numbers appear in the row
labelled Keyboard Entry. These may edited by pressing keys on the keyboard;
acceptable keys being any of 0 to 9, decimal point, +, -, back-space, left arrow,
right arrow or home. A cursor shows the current location of insertion of a digit and
when the entry for drive 1 is complete, pressing carriage return (CR) causes the
keyboard entry for drive 2 to be available for editing. When both are acceptable
pressing CR causes both values to be copied to the set-point variables. If the
difference is greater than 2.0, the values are not be copied as this would cause too
great a twist to be placed on the monolith. If an entry is incorrect TAB or shift-TAB
may be used to toggle between entries, without causing alteration of the set-points.
Individual characters are accepted by the keyboard routine and all editing operations
are performed by the program, and the cursor is not part of the operating system.
This ensures that the control loop may operate during keyboard entry, with timing
disrupted only by the time it takes to process an individual key-stroke.
When host control is required, H should be pressed, and when calibration is required,
C should be pressed. If E is pressed the program may exit after a warning prompt,
and return control to the operating system. IfH is pressed, all characters in the input
buffer are removed and the set-point is put at 0.0 for both drives before any new
message is accepted from the host.
5.7 Messages from and to host computer
Characters from the host computer may arrive at any time and are buffered in an
input queue until they are read during get_host_command at 813-850 called at 1571
in the main loop. They are copied into hs.com.last command until the terminator
character (ASCII 4) is received. The characters in the message are then tested to
ensure they conform to a certain pattern and that all implied numbers have certain
ranges, see 832-846. If the command is deemed valid, it is executed at 1304-1322
which involves copying the received set-point to the set-point of the identified drive,
and sending the letter E back to the host as an acknowledgement. The unusual code
structure is part of the commercial software running on the host computer and had to
be accommodated. Unlike keyboard entry which traps for a difference between drive
set-points which is larger than 2.0, values from the host are not tested or trapped.
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5.S Utility functions and procedures
A number of functions and procedures are used throughout the software but have not
been described individually. These appear in the listing between lines 200-618, and
are sufficiently short to be followed by reading the listing without additional comment
here. In addition, use was made of a support unit which was already under
development. In particular this unit, called ccsup, incorporates primitives which
support the windows which appear for various prompts. Some of the line drawing
routines have been used but there are several procedures which are not referenced.
However the 'smart' linker within Turbo Pascal5.0. ensures the executable file does
not include any unnecessary code. References occur to a unit called win which was
copied from Turbo Pascal 5.5's applications disc.
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Chapter 6 Performance Measures
The performance of the system may be discussed in terms of macroscopic and
microscopic behaviour. The former are concerned with such questions as 'Are
messages passed correctly from the host PC to the slave PC T or 'Do the voltage
regulators deliver ±15 volts where expected 1'. These are relatively easy to answer
by performing tests in software or making simple voltage measurements. Similarly
it is easy to see that the cooling fan is rotating. However it is much harder to
determine the microscopic behaviour because this involves the measurement of small
currents and voltages, with a resolution-to-range which is below the limits of most
common voltmeters. Of particular interest are the effects of electronic noise, and
settling time after a step change in the set-point. The internal precision ADC
guarantees a resolution to 22-bits or about 1 part in 4.5 million, and was used to
measure de conditions, but transient effects could not be measured to sufficient
accuracy. Consequently extensive computer simulations were performed on the
voltage-to-current converter stage, as its response dominates that of the digital-to-
analogue converters. Much quantitative analysis was done during the design process
and prior to design of the printed circuit board (PCB). The analysis provided evidence
that a particular approach was feasible, and in many cases involved computer
simulations of circuits.
At the beginning of the design process the goal was to provide a programmable
current source capable of delivering ±70mA to an inductive load with a nominal
resistance of 20 ohms. The range was to be divided into 500,000 steps of equal
spacing to achieve the resolution required by the X-ray interferometer. At an early
stage it was decided to use Digital-to-Analogue converters with a range of +5 volts
followed by a precision voltage-to-current converter. Using a particular circuit
topology only one precision resistor was needed, across which 5v must be generated
for 70 mAo The problem was thus transformed into the need to generate +5v with
500,000 intermediate steps, each of which corresponds to 20 p.V. The actual design
goal was to better this requirement and provide steps of 10p.Vwith noise of no more
than ±5p.V pk-pk. Because of the electro-mechanical nature of the coil driver fixed
to the silicon monolith there is mechanical damping, and electronic noise above a
frequency of about 1 kHz is quickly attenuated. Mechanical resonances are known to
exist below this frequency, and electronic noise may cause unwanted vibration of the
monolith. Assuming the precision ADC provides a sufficiently accurate reading every
second, then noise below about 0.5 Hz may be reduced/removed by the closed-loop
control algorithm implemented in the slave PC. Therefore noise in the band from 1Hz
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to 1kHz is of particular interest and importance, together with the behaviour of the
circuits in this part of the frequency spectrum. Also of importance are the
characteristics of the voltage-to-current converter at the chopping frequency of the
chopper-stabilised amplifier within the analogue servo-loop, which is just below
10kHz. (All component references relate to circuit diagrams in Annex [1])
6.1 Noise sources and predicted performance
All electronic components exhibit random variations in their behaviour, due to a
number of different phenomena. For a comprehensive introduction to the sources
associated with resistors and operational amplifiers see [6.1].
The circuit may be divided in two parts as far as noise-analysis is concerned. Firstly
from the voltage reference, via the DACs to the voltage-to-current converter (V-to-I),
and then within the V-to-I. This separation is appropriate because the noise sources
up to the V-to-I are additive, while those within the V-to-I, are removed or at least
significantly reduced because of the closed servo-loop around U12, a chopper-
stabilised amplifier.
6.1.1 Noise in voltage reference and DAC's
Noise from REF1 will pass through, and add to, noise in DACs U6 and U7,
amplifiers U8 and U9, before reaching the passive filter at the input to the V-to-I,
The noise of these sources is summarised in Figure 6.1
Component Component
Number Type
Noise Bandwidth
p.V pk-pk Hz
AD586LQ
ADl145BG
TLC2654ACN
5k ohms
320k
10k ohms
4
5
1.5
0.45
3.6
0.64
0.1 to 10
0.1 to 10
o to 10
o to 100
o to 100
o to 100
REF I
U6,U7
U8,U10
R9,Rll
RIO
R17,R18
Noise for integrated circuit was obtained from manufacturers data
sheets.
Noise for resistors was calculated using ER2= 4kTRdf integrated
from 0.1 to 100. See [6.1]
Figure 6.1 - Component noise
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The contribution of the thermal noise in the resistors is small compared with the noise
from the voltage reference and the DAC. The worst case pk-pk deviation is the sum
of the noise from each component, thus 4+5+ 1.5+ 1.5+0.45+0.45+0.64+0.64 =
I4.I8J.'V. The contribution from DAC U7 is attenuated by the ratio of Rll to RIO
(1:64), as is the contribution from RIO itself, and these terms have been neglected.
In the ±5v range this noise represents 1.4 ppm, which is slightly more than the lppm
which was aimed for but is still with the specification of 1 part in 500,000 or 2 ppm.
The figure may be unduly pessimistic as pk-pk values are usually quoted to ensure
a 99% or 99.9% confidence by multiplying the rms value by 5 or 6.6 respectively
[6.1]. Consequently much of the time the noise peaks will be lower than the quoted
figures.
6.1.2 Response of Voltage-to-Current converter
The operation of the voltage-to-current converter was described in section 3.4, but
little was said about the precise performance that could be expected in terms of
stab~lity and noise. To quantify the performance a number of computer aided
simulations were carried out using PSPICE [6.2]. The relevant part of the circuit
diagram titled 'drIdrv1.sch' was annotated with node numbers .to allow entry into
PSPICE as a netlist. The circuit diagram appears in Figure 6.2 and the corresponding
PSPICE definition in Annex [5].
R19 R20
10k 10k
1
10
o
1
14+-------'
1
~
RS1700hms
~
2
Figure 6.2 - Voltage-to-Current converter simulated by PSPICE
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The integrated circuit amplifiers were modelled by voltage-controlled voltage sources,
with appropriate gains, and consequently introduce none of the undesirable effects
associated with the real amplifiers, such as input offset voltages. This is not an
unreasonable approach because the chopper-stabilised amplifier has almost no offset
effects and is the main component affecting the level to which the output current
settles. The high frequency compensation components, C39 and CFC1, associated
with U13 were not modelled as their function is to suppress radio frequency
oscillations in the real power amplifier.
The change in the coil current when the input voltage changes from 0 to 1 volt at
time t=O is shown in Figure 6.3. The loop is settled when the voltage across the
vtol1
Temperature: 27.0Date/Time run: 03/23/94 17:23:55
c
o
i
1 15mA
(136140m.14.286m)
c
. u
e
n
t
10mA
SmA
Os
a 1(L2)
50ms 100ms 150115
OA¥-----------r-----------r---------~.---------~
200ms
Time
Figure 6.3 - vtoi 1 Transient response
precision reference resistor, RS1, is also 1 volt. Since it has a value of 70 ohms
(ignoring end effects as it is a 4 terminal device), the final current should be 1170 =
14.2857 rnA. According to the simulation this occurs at about 140 ms, however the
results are rounded to the nearest micro-amp, whereas the minimum step in current
is 0.14 p,A (for I ppm). Considering that the current changes by 14 rnA in 140 ms
it is reasonable to assume that a further change of less than 1 p,Awill occur in less
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than a few more milliseconds. Consequently, by inspection, an upper bound for the
settling time due to a lv step in the DACs is placed at 150 ms.
Figure 6.4 shows the gain of the circuit at various nodes. In particular the voltage at
node 14 which corresponds with the voltage across the precision current-sensing
resistor RSl, shows a progressive attenuation from 10Hz to 400 Hz at IOdB/decade
and thereafter at 8OdB/decade. This suggests that noise above 1 kHz at the input,
vtol1
DatelTime run: 03/23/94 17:23:55 Temperature: 27.0
-160
-60dBI
G
a o~~~~~~~~--~· ·(396:107;-17.640) .
which comes from the DACs in the real circuit, is of insignificant contribution to the
output current. The trace labelled 'IL2' is included to show that the response of the
current in the coil follows the same shape as the voltage across RS1 until about 1kHz
when it does not fall as quickly. This occurs because the impedance of C36 falls and
a more significant proportion of the current which should flow through RS1 flows
through C36.
n
Using circuits similar to the one already described, the effects of noise in various
parts of the design have been studied extensively. In particular further voltage sources
were added to the circuit in Figure 6.2 to investigate the effects of noise at the input
n
d
B
-40
-60
-120
100mh 1.0h 10h 100h 1.orh 10rh
DvdB(2) ovdB(3) 6vdB(6) ~vdB(14) o20*log10(1(L2)/(v(1)/70»
Frequency
Figure 6.4 - vtoi 1 Frequency response
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vtoi2
Date/Time run: 02/13/95 16:17:46 Temperature: 27.0
G 50,--------------------------------------------,
(446.664..27.307)a
i
n
1
n -~9.6dB
Figure 6.5 - vtoi2 Frequency response
o(U13 and the output of U12. The resulting circuits appear in Annex [5] as vtoi2 and
vt03 respectively. One of the graphs associated with vtoi2 is shown in Figure 6.5. It
indicates that for frequencies below 100 Hz the servo action of U12, as modelled by
El, provides considerable attenuation, but noise generated at the input of amplifier
U13, between 270 Hz and 1.3 kHz will be amplified with a peak gain of 9.6 dB at
446 Hz. This is potentially undesirable and may be significant depending on the noise
in this band for the real device. The data sheet for the OPA654 [3.6] provides only
a wide-band noise figure but does include a plot of input voltage noise spectral
density versus frequency. Using this plot, which shows a progression from flicker-like
noise at 0.01 Hz to white noise at about 1 kHz, it was possible to determine an
explicit relationship between voltage noise spectral density (y) and frequency (x) for
the region between 0.01 Hz and 100 Hz. This relationship was expected to be of the
form y=A/xn, and non-linear regression analysis shows there to be an excellent 'fit'
when A=393.7 and n=0.6309. According to [6.1] many semiconductor devices
exhibit noise with n=0.5 to 2, so n=0.6309 is not unexpected. For lIf, or pink noise
n= 1. The rms value in a narrower region is given by the square-root of the definite
integral of y2 over that region. The noise in several bands was calculated and is
shown in Figure 6.6
Output of Eld _0~------------~__-----4~
B
1:3kHz
-50
-100
100mh 1.0h
DvdB(6) .vdB(14)
10h 100h 1.0J:h 10J:h
rrequency
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Frequency Hz pk to pk (p.V)=
from to rms (nV) 5xrms @ 99 % confidence
0.01 0.10 946.4 4.73
0.10 1.00 700.0 3.50
1.00 10.00 517.8 2.58
10.00 100.00 383.0 1.91
100.00 1000.00 283.3 1.42
Figure 6.6 - Noise of OPA654
Between 1 kHz and 10 kHz white noise is dominant and the rms noise is given by 12
x 10-9 x (1Q4- 1()3)o.s = 1.14p.V, which suggests a pk-pk value of 5.7p.V with 99%
confidence. When all these noise figures are considered in conjunction with the
simulated gain vs frequency plot of vtoi2, there is no region where the noise in the
coil will exceed about 1.1 ppm due to noise generated within the power amplifier,
U13.
The real chopper-stabilised amplifier used for U12 has a very low input offset voltage
of 5 p.V, and an input voltage noise of 1.5 p.V pk-pk from 0 Hz to 10 Hz. However
it also has a very narrow-band noise output at its internal clocking frequency of 9.795
kHz. Consequently vtoi3 sets out to investigate the effects of signals added to the
output of U12. The results show a flat response from dc to 100 Hz and an attenuation
of about 70 dB at 10 kHz. This means that noise spikes of up to 15 mV at the
chopping frequency will be attenuated to below 5 p.V across RS 1, and represent less
than 1 ppm of full range.
6.1.3 Precision current sensing resistor RSI
The stability of the voltage-to-current converter relies upon the stability of the
current-sensing resistor RS1. This is a power resistor made by Vishay Resistive
Systems, and is capable of dissipating 10 watts. However in this circuit it dissipates
a maximum of 0.35 Watts and is bolted to a heatsink which has a forced air flow
over it. There is negligible local heating and the device remains essentially at ambient
temperature. According to the data sheet for the resistor shown in Appendix [B], the
maximum temperature coefficient at +25°C is +2.5 ppm, with a nominal ofO ppm!
Assuming the drives are operated in a precision metrology laboratory with a
temperature stability of +O.I°C the drift of RSI is negligible. Actually it is the
resistance across the sensing elements that exhibits the quoted stability and end-effects
may cause greater drift. Although the analogue servo-loop cannot remove the end
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effects, the calibration procedure, together with the closed-loop tracking behaviour
of the control algorithm, eliminates them.
6.2 Measured responses
The electrical behaviour of the drives was assessed by making measurements of
various selected parameters under a number of operating conditions. The sections that
follow describe these measurements in detail and show that the behaviour is as
expected in all but one aspect; this being the existence of a (large) transient current
in the coil when mains power is removed.
6.2.1 Precision ADC
The stability of the drive was first assessed by setting the digital control codes of the
primary and secondary DACs to zero and recording the readings made by the
precision ADC. Command Q in the embedded software outputs 20 sequential readings
via the serial link in Hexadecimal notation. A typical list appears in Figure 6.7 and
shows there is de offset, which is made up from offsets in the DACs and precision
ADC, as well as some variation due to noise. Also shown is the computed standard
deviation of the readings from their mean value. Assuming the distribution to be
Gaussian in nature, about 95% of readings may be expected to fall within 3 standard
deviations, or ±8.1. This means that 4 bits of the 22 may vary, and that if a
particular reading is used in any simple control strategy the resolution may only be
1 part in 218 (26214410), which does not meet the required specification. Fortunately
if a moving average is taken of 16 readings the variation in the mean value is much
lower and may be used in the closed loop control strategy. The standard deviation of
these moving averages is about 0.12 with a corresponding confidence interval of less
than +1 bit. However this statistic is based on only 5 samples and therefore must be
interpreted with care. The variation in readings comes from noise associated with all
components including the precision ADC itself. Close inspection of the data sheet for
this device reveals a specification of noise in the voltage reference, in the band from
0.01 Hz to 10 Hz, of 1 ppm pk-pk, or equivalent to ±2 counts in 22 bits. After
inspection of these results a moving average window filter was implemented in the
embedded software, and the output of command X gives the average of the most
recent 16 readings.
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Reading Decimal Deviation Moving Averages
in Hex - Bias
40005F 95 -2.8 95
400062 98 .2 98 98
400060 96 -1.8 96 96 96
400062 98 .2 98 98 98 98
40005F 95 -2.8 95 95 95 95 95
400060 96 -1.8 96 96 96 96 96
400064 100 2.2 100 100 100 100 100
40005F 95 -2.8 95 95 95 95 95
400066 102 4.2 102 102 102 102 102
40005E 94 -3.8 94 94 94 94 94
400064 100 2.2 100 100 100 100 100
400064 100 2.2 100 100 100 100 100
400061 97 -.8 97 97 97 97 97
400067 103 5.2 103 103 103 103 103
400060 96 -1.8 96 96 96 96 96
400064 100 2.2 100 100 100 100 100
400062 98 .2 98 98 98 98
400062 98 .2 98 98 98
400063 99 1.2 99 99
400060 96 -1.8 96
Mean 97.8 97.81 98.00 98.00 98.19 98.06
Std. Dev. 2.42
Figure 6.7 - Precision ADC readings
Using a simple terminal emulation program on the slave PC with the ability to log
received characters to a file, command Q was repeatedly executed and the readings
of the precision ADC recorded, with the primary DAC set to half range. A list of
hexadecimal characters was obtained that was changed into scaled floating-point
format before being imported to a 'spread-sheet' package [6.3] for analysis.
Figure 6.8 shows a polynomial fit to the readings and the moving mean of the most
recent 16 readings, together with the expected output of the X command, which is
truncated to ±21 bits. The vertical axis is biased by the mean of all the readings
which is 2.5198245, and expressed in parts per million. The deviation of the
truncated mean is within +0.5 ppm for the duration of these readings but extended
monitoring of the readings provided by the X command during normal operation over
tens of minutes shows the peak deviation is +3 counts in 22 bits or about 1.5 ppm.
Software in the slave PC averages these readings so as to obtain an even better
estimate of the mean voltage across the precision resistor. It is this estimate that is
used by the closed-loop control algorithm. Figure 6.9 shows the spectrum of the low
frequency noise with the control algorithm functioning.
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Figure 6.8 - Precision ADC readings and filtered values
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Figure 6.9 - Low frequency noise of filtered ADC readings
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6.2.2 Power-on/off transients
The voltage-to-current converter circuit contains resistors R34 and R35 which protect
the output amplifier from a short-circuit coil or accidental connection of the coil
output to analogue ground. (see circuit diagram 5 in Annex [1]). Consequently the
voltage at the connector on the rear panel corresponding to pin 2 of JP7 on the circuit
is larger than the control voltage by a factor of (10+70)/70. Using a data acquisition
system [6.5], samples of the output voltage with respect to analogue ground were
taken every 1 ms for about 2.5 seconds for both coils. During this time mains power
was applied and then removed from both drives. Figure 6.10 shows the output
expressed as a percentage of full scale, accounting for the voltage drop across R35.
-70~~-4--~~~-T-''-+-.--+-.--r-.--r-'--'-'-1I-'~o 250 500 750 1000 1250 1500 1750 2000 2250 2500
Time In mllll-seconds
Figure 6.10 - Power on and off transients
Both drives have similar outputs, showing a small transient when power is applied at
time= 130ms, but much larger transients when power is removed at about
time=750ms. Care was taken when selecting the DACs that they power-on at Ovolts
so the relatively small power-on transient was expected, but no consideration was
given to power-off conditions. The transients are no larger than could be applied
under program control and from this point of view they are acceptable, however if
the transients had been in opposite directions a torque would be applied to the
monolith which is far larger than any desired under program control. In hindsight
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additional circuitry should have been included to prevent the power-off transient.
6.2.3 Step response
Using the keyboard entry option of the controlling software running on the slave PC
the set-point for both drives was changed from Ov to +4v, representing a step of 80%
of +full scale output. Monitoring the output voltage as described in 6.2.2, allowed
the plot shown in Figure 6.11 to be produced. It shows the output of both drives
settling to 4*80/70=4.57v in about 100 ms, and that there is excellent agreement
between the simulated and actual responses; indeed two curves lay almost on top of
each other. The output of drive 1 lags drive 2 because of the time taken to
communicate messages serially from/to the slave PC where the interrupt structure
gives priority to drive 2. Specifically drive 2 is on channel COM2 with interrupt
request level 3, while drive 1 is on channel COM1 with interrupt request level4, and
level 3 has a higher priority than 4 [6.6, 6.7]. The delay results in an undesirable
short-lived twist of the monolith which could reduce contrast of X-Ray fringes, but
this' has never been noticed.
Simulated and actual step responses
I - Simulated Drive 1 ..........Drive 2
.18
5 Voltage
4
.2
.....~
3
2
1
O~~~-'r-+-'--r-.-'--r-+-,r-T-,--,-,-,--,-,~~
o .14 .16.1
Time
.12.02 .04 .06 .08
Figure 6.11 - Step response
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6.2.4 Noise in the coil
It is to be expected that any silicon monolith will have mechanical resonances in the
range of a few hertz to a few kilohertz [6.8]. Consequently extensive effort was made
to determine the current noise in the coil in this region. For frequencies up to about
1kHz the voltage on one side of the coil with respect to ground is closely related to
the current flowing through it, as shown in Figure 6.4 and associated text. However
for higher frequencies this is not true and another means of measuring the current
through the coil is needed. It was decided to place a 10 0 resistor in series with the
coil and monitor the voltage across it, and hence infer the current. Although a higher
value of resistance would give a larger voltage drop, which in turn would be easier
to measure, the value of 10 0 was used so that it did not alter the normal operating
conditions too much. An ac-coupled differential amplifier with high input impedance,
low-noise and high-gain was needed to amplify the voltage across the resistor so that
signals could be read via the sampled data acquisition system. Unfortunately no
suitable amplifier was available in the laboratory and it was necessary to build one.
In section 6.1.1 the predicted peak-peak noise across the current sensing resistor was
about 15 p.V. This corresponds to a current noise of 15/70 p.A, and a voltage of 15/70
x 10 p.V across the 100 resistor. Using a gain of about 500,000 produced signals
which could be measured by the data acquisition system, and yet still allowed signals
up to 5 times larger to be captured before causing an over-range condition.
The circuit diagram appears Figure 6.12. and shows 3 amplifiers in cascade. The first
is an instrumentation amplifier with high impedance differential inputs, a single-ended
output and a gain set at 100 by the particular choice of connections. The next two are
low-noise operational amplifiers connected with voltage gains of 101 and 46.5
respectively as determined by fixed resistors. The combined gain is 100 x 101 x 46.5
= 469000. Itwas built on a square pad prototyping circuit board and operated by two
9 V batteries inside a aluminium box.
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Figure 6.12 - High gain test amplifier
The output was sampled every lOOIlSfor 7 x 1024 readings and then analyzed using
MATLAB [6.4]. The sampling interval of lOOlls was chosen because it enabled
frequencies up to 5 kHz to be studied, and 7 blocks of 1024 samples allowed
averaging of the output of successive Fast Fourier Transforms, while keeping within
the matrix limits imposed by the PC version of MATLAB. In order to present the
spectra in terms of parts per million FSO a correction factor is needed, and this was
calculated as follows.
R is a 10n resistor in series wi th the coil.
Let VR=vol tage across R, Va=amplified vol tage,
g=gain=469000 I Ie=coil current
VR VaI =-=--
e 10 109 alsov,
fraction= Ie 109 Va 70 0.7 v,.. = =--x =
Irange 2 X _2_ 109 5x2 g
70
ppm=0.7 X 106 X Va.. 469000
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Averaging proved necessary because of the intrinsic noise in the amplifier which is
shown in Figure 6.13a) and the low level of the signals of interest. The first few tests
resulted in a spectrum with an unexpected peak of about 2 ppm at 351 Hz, see
Figure 6.13b), but further investigation showed this was due to a temporary
connecting cable with a poor shield being too close to the brushless cooling fan,
which creates a rotating magnetic field. Using the cable specified for connection to
A: Intrinsic amplifier noise
0
Cl)~
El 0.5 -~~
Il .l .1,
0
0 5000
B: SP=4.0 and fan2~----------------~~
o. 1.5
Cl)~
El~
c, 0.5
5000
Frequency (linear) Hz
1
c. Drive 1 OFF
0.5 l-
I II, .I. ... ......J..,d"""'l ...,.~ ....o
o 5000
D: Drive ION. SP=O.Olr-~~~~~~------~
Frequency (linear) Hz
Figure 6.13 - Noise spectra of coil-current
the coil with a woven braid screen lapped with foil, and routed away from the fan this
peak was no longer observed in the spectrum of either drive. It was possible to
determine without doubt that the fan was the source of the interference by covering
the air outlet and seeing a shift in the frequency of the peak as the fan partially stalls
due to the impeded airflow, Spectra of the current in the coil for drive 1 appear
Figure 6.13c) and Figure 6.13d). The peak at 2939 Hz is present even if the mains
power to the drive is off, but is not present when the differential inputs of the
amplifier are shorted together and to ground. The graphs for drive 1 and drive 2 are
almost identical. This leads to the conclusion that the peak is due to the cabling
between the amplifier and the coils, which was common during measurements of each
drive. The peak is undesirable but of little practical significance because its amplitude
is less than 1 ppm at a frequency above natural resonances.
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Figure 6.14 shows the MATLAB script files that were used to create the plots in
Figure 6.13.
file spec3.m
function z = spec3(x)
n=1024; % block size
s=zeros(n,l);
m=fix(max(size(x»/n); % number of blocks
for i=l:m
y=fft(x«i-l)*n+l:i*n»;
s=s+abs(y); % accumulate in s (sum)
end;
f=lOOOO*(O:n-l)/n; % actual frequencies with 100~s samples
z=[f' ,s./m/(n/2)];
file pnoise4.m
% Load files and compute spectra
load pcdnil ; a=spec3(pcdnil); clear pcdnil; % amplifier noise
load pcdln16; b=spec3(pcdln16); clear pcdln16; % mains off
load pcdln17; c=spec3(pcdln17); clear pcdln17; % sp=o
load pcdlnal; d=spec3(pcdlnal); clear pcdlnal; % SP=4 and lead near %
fan
% remove dc component and scale to ppm of Full Scale Output (FSO)
g-0.7*1000000/469000; % scaling factor see section 6.2.5
f=a([2:512],l); % frequencies
a-a([2:512],2)*g; % intrinsic noise
b=b([2:5l2],2)*g; % drive with mains power off
c-c([2:512],2)*g; % drive with mains power on SP=O.O
d=d([2:5l2],2)*g; % drive with mains power on SP=4.0
% and lead near fan
% Plot
clg;
subplot(221); axis([O,5000,O,l]); grid;
ylabel('ppm FSO'); title('l: Intrinsic amplifier noise'); plot(f,a,'w-');
subplot(222); grid;
title('3: Drive 1 OFF'); plot(f,b,'w-');
subplot(224); grid;
xlabel('Frequency(linear) Hz)'); title('4: Drive ION, SP=O.O'); plot(f,c,'w-');
subplot(223); axis([O,5000,O,2]); grid;
xlabel('Frequency(linear) Hz'); ylabel('ppm FSO'); title('2: SP-4.0 and fan');
plot(f ,d,'w-');
Figure 6.14 - MATLAB script files for spectral analysis
The frequency response of the high-gain test-amplifier was obtained with an Advance
Spectrum Analyzer model R9211C, with an external resistive attenuator of 10/820k.
Various plots are shown in Figure 6.15. The net gain was 469000xlO/82()()()()=5.72
or about 15 dB. Intrinsic noise means a smooth trace may not be obtained, even
though the coherence function is nearly 1. The plots show the amplifier to have an
almost flat response from 0.25 Hz to 2 kHz. At 5 kHz the gain is reduced by a factor
of about 2, which means that although the trends in Figure 6.13 appear to be flat to
5 kHz, the original signal must rise and be complementary to the reduction of
intrinsic gain. Even taking this effect into account the amplitude of noise in the coil
is still only about 0.2 ppm at 5 kHz.
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Figure 6.15 - Frequency response of test amplifier
6.2.5 Closed-loop response
When a particular set-point is defined, either by direct keyboard entry or by a
message from the host computer, the control algorithm determines the most
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appropriate value for the primary DAC by using a look-up table, and computes the
necessary value for the secondary DAC. Unfortunately due to variations induced by
fluctuations in temperature in the laboratory since the time of calibration, a large
change in the set-point requires a small automatic trim of the secondary DAC. (For
a full description of these operations see section 5.5). Also when the set-point crosses
a boundary such that the primary DAC must be changed as well as the secondary
DAC, it may be necessary to trim the secondary DAC again.
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Figure 6.16 - Error in ramped output
The control software was modified to include an additional feature not accessible to
the normal user which caused the set-point to be incremented from a given starting
value in defined steps every 10 seconds. Figure 6.16 shows the error in the voltage
read by the precision ADC and the trim value in counts. The initial set-point was
chosen as 3.398665 volts so that the trim had time to settle before the primary DAC
was changed; and the step size was 0.000005 V or 0.5 ppm of full scale output.
Whenever the mean of the readings obtained from the precision ADC in the preceding
4 seconds is outside ±0.5 ppm the trim value is altered by 1 in the direction
appropriate to reduce the error. During the first 40 seconds the trim value is increased
at a regular rate until the error is less than ±0.5 ppm and then there are no further
changes until time= 115 s when the primary DAC changes from 22016 to 22528, and
the secondary DAC from 16395 to -16377. The value predicted for the secondary
DAC is not quite correct and a change in the trim value is required. This change is -
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3 counts in 22 bits, which moves the error by about 0.5 ppm. The graph shows
clearly that for these level changes, the drive output can track changes in the set-point
as small as 0.5 ppm even when the secondary DAC experiences a major transition,
but there is no reason to suppose that it will not function in a similar way for all
levels. The behaviour of both drives is similar but the levels at which major changes
of the secondary DACs occur are different, because of differences in components, and
particularly offset voltages.
6.3 X-Ray interferometer fringes
All of the previous performance measures showed the drives to perform as desired,
and within design requirements, but the greatest test was to use both drives together
to control the position of a silicon monolith on an X-Ray interferometer. The slave
PC and the drives are regarded as a subsystem by the host computer, which sends
messages via a serial link to define the required operating voltages and hence
currents. This host computer runs a commercial program that treats the two coils as
'linked-drives' and the operator can specify offset and gain factors for each of the
drives to compensate for differences such as the strength of the permanent magnets,
coil geometries and absolute or relative positioning. Once this has been done the coils
may be considered as 'identical' and the user can work with 'equal' steps. A scan
then consists of a ramp of equal step increments in sequence, and during each step
the following occurs: 1) Alter drives, 2) pause for mechanical settling - typically 1
s, 3) photon count X-rays to get fringe intensity - 1 to 5 s. Overall rates are usually
1-10 seconds per step.
Tests on a large monolith, where the overall sensitivity of the drives was about
l00nm/mA, show that contrast can be maintained across at least a ±4.5 #lm scan
range without adjusting the twist compensation setting. This is excellent evidence of
the drive stability and linearity as the two independent drives must be tracking to a
very high degree.
The graphs in Figure 6.17 to Figure 6.20 show the fringe pattern under a number of
different operating conditions. In each case one fringe corresponds to the < 1 1 1>
Si lattice parameter, 0.316 ..nm. The inference from these graphs (and others not
presented) is that the drives provide stable control for scan speeds as low as
0.3nm/hour for a stiff monolith, and 1.4nm/hour for a large monolith. Mechanical
resonances of the monolith can degrade or even destroy the contrast if the amplitude
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approaches that of half the fringe-width. Resonances tend to be in the region of a few
hundred hertz, and perhaps as low as 50 Hz for the lowest mode in the biggest
monoliths. Figure 6.18 shows a noise spike on the basic fringe shape while traversing
in one direction, which is attributed to a temporary loss of contrast induced by
excessive external noise, including traffic and construction work. Noise is always
present on the fringe pattern as the counting of x-rays follows a Poisson distribution.
With 4000 counts per second (cps), a deviation of approximately ± 65 cps on a 1 s
count can be expected. In no respect did the behaviour of the drives limit the
performance of the X-Ray interferometer.
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Figure 6.17 - NPL Monolith - 2.1 fringes/mY or 0.67nm!mV - G3
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Figure 6.18 - NPL Monolith - 2.1 fringes/mY or 0.67nm!mV - G4
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Figure 6.19 - Warwick (stiff) Monolith - 0.067 fringes!mV or 20pm!mV - G5
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Figure 6.20 - Warwick (stiff) Monolith - 0.067 fringes/mV or 2Opm/mV - G6
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Chapter 7 Alternative approaches and new proposals
It is an inevitable consequence of the very rapid rate of development in integrated
circuit design and technology, that by the time a state-of-the-art system design has
been implemented and tested rigorously there will have been changes in the
commercially available range of components used to make it. Since the changes
usually represent improvements, 'better' components are always available at the end
of a project. It would also be of some surprise were not the testing to lead to ideas
for alternate ways of using new(er) components. This chapter addresses such
developments, and although these occurred at irregular intervals over the time of the
project, they are presented below in groups for the purpose of discussion. The
intention is to highlight ways in which the existing design may be modified and/or
extended, to produce a more effective implementation (in terms of egocost, precision
and speed), and thereby increase the number of areas of application. Comments
should be judged with regard to the components available when the design was
committed (frozen) in January 1993.
The discussion is also motivated by the fact that the precision ADC module and the
high-stability DAC, both made by Analogue Devices, were classified in 1993 as
obsolete parts and no longer available. This is surprising because they were so good,
but must be a reflection on the fact that there was, or is, insufficient commercial
interest in such components for them to be profitable. No other DACs have been
found which are as stable, nor ADC modules with integral non-linearity at 1 ppm.
7.1 Availability of improved components
It has been the case for many years that the complexity of digital integrated circuits
doubles every few years [7.1]. For analogue integrated circuits the complexity does
not necessarily increase in this way but the performance characteristics continue to
improve steadily. Some developments are not relevant to the present work, such as
high power and high frequency devices, but several developments are worthy of
further discussion.
7.1.1 Voltage references at 1 ppm/rC
Precision voltage references which have drifts below 1 ppm/oC have been available
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since about 1982 [7.2] but have usually been in the form of temperature
controlled/compensated modules, often with significant power dissipation. During the
present work a general design strategy was to select components with minimal power
dissipation and use forced cooling to maintain the temperature of devices near to
ambient conditions. For this reason the most appropriate voltage reference was the
AD586LQ [3.5] which dissipated only 30 mW but with a potentially excessive drift
of 5 pprn/rC . This was not actually critical because the use of an ADC with a
stability of 1 ppm/r'C, and a closed-loop servo-control algorithm, compensated for its
(AD586) drift. However, if all the components involved with the generation of a
reference voltage have negligible drift it would be possible to eliminate the need for
an embedded ADC, since an external precision voltmeter could then be used during
infrequent (re)calibration cycles. As of March 1995 Maxim Electronics offers a
voltage reference in integrated circuit form which incorporates a proprietary method
of temperature compensation to achieve a stability of < I ppm/rC [7.3]. Although not
pin-compatible with the AD586, the circuit may easily be modified to accommodate
the changes. The overall design would become less sensitive to local temperature
changes and the forced air cooling may not be needed.
7.1.2 Delta-Sigma ADCs
The precision ADC module type AD1175K cost about £800 (1992) and has a
resolution of 1 part in about 4700000, or 22-bits, with integral non-linearity of less
than 1 ppm. Unfortunately it is no longer available, but cheap low-power integrated
ADCs using delta-sigma modulation techniques are becoming much more accurate and
may soon achieve a performance similar to the AD 1175K but at a fraction of the cost.
The CS5504-BP by Crystal Semiconductor Corporation [7.4] offers two differential
inputs, self-calibration and 20-bit resolution with no missing codes, in a 20 pin dual-
in-line package for £15 (1995). This provides monotonic performance but
unfortunately integral non-linearity is (only) 0.0007% FSO. The noise and drift
performance do not match the 20-bit resolution, but the device may be used to
achieve 17-bit linearity which is still excellent for some applications. It seems likely
that as processing improvements are made this kind of ADC will have reduced
linearity errors. If this is so, the close-loop design considered here could become very
cost-effective.
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7.1.3 Linear operational amplifiers with low drift
Chopper-stabilised amplifiers offer very low drift with temperature and time but
suffer from excessive noise when compared with other amplifiers. In particular there
is usually significant noise at the internal chopping frequency. For most amplifiers
this occurs between 250 and 450 Hz, and is undesirable because noise in this region
may well cause resonances in associated mechanical components. The amplifier by
Texas Instruments type TLC2654A currently used is unique in that its chopping
frequency is at 10kHz; but it requires external capacitors, supplies of +8 volts, and
the external clock used to synchronise several devices must switch between the
negative supply VDD-' and VDD- + 5 V.
It is much easier to design with non chopper-stabilised amplifiers but the drift of
offset voltage with temperature, and limited gain, are usually severe limitations.
However, Burr-Brown have introduced the OPAI77E [7.5], which has some
performance figures usually associated with chopper-stabilised amplifiers.
Unfortunately its input bias current is still large when compared with FET input
amplifiers and may limit its application. However FET amplifiers often have larger
drifts with temperature, the OPA627 [7.6] being a notable exception. Both amplifiers
may be appropriate for future designs, see Figure 7.1.
Parameter
OPAl77E
Voltage offset
Voltage offset drift
Open loop gain
Input noise voltage
Long term drift
Input bias current
bias current drift
Supply current
OPA627BM
Voltage offset
Voltage offset drift
Open loop gain
Input noise voltage
Long term drift
Input bias current
bias current drift
Supply current
Value(s)
4 ~V (typ) 10 ~V {max} at 2Soe
0.03 ~v/oe (typ), 0.1 pv/oe {max}
134 dB (min)
85 nV rms {typ}, 1 Hz to 100 Hz
0.2 ~V/month
0.5 nA {typ}
25 pAre (max)
1.3 rnA at ±lS V
40 ~V (typ) 100 ~V {max} at 2Soe
0.4 ~v/oe {typ}, 0.8 ~v/oe {max}
112 dB {min}
0.6 ~Vp-p {typ}, 0.1 Hz to 10 Hznot specified
1 pA {typ} 5 pA {max} at 25°edoubles every loGe
±7 rnA at ±15 V
Figure 7.1 - OPA177E and OPA627BM specifications
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7.1.4 Buffer amplifiers
The use of the TLC2654A, with supplies limited to +8 V, in the voltage-to-current
converter meant that the output power amplifier had to provide voltage, as well as
current, gain. See circuit diagram 5 in Annex [1]. This precluded the use of many
buffer amplifiers which have a voltage gain of 1. If a design were based on the
OPA177E discussed above with its increased output voltage swing, buffer amplifiers
such as the BUF634 [7.7] could be used. This particular device, also by Burr-Brown,
is available in a T0220 package, which is significantly smaller than the T03 package
used by the OPA654M [3.6]. The saving in PCB area is considerable and leads to
reduced costs. The reduction in package size may result in increased local heating,
and therefore voltage offsets, but this is of little consequence as it still lies within an
analogue servo-loop whose performance is dominated by that of the OPA177E.
7.2 Use of an external voltmeter
If the programmable current source has to be a self-contained embedded system then
the present design demands a local precision ADC. However with the introduction of
a 'slave' computer the possibility exists for communication wit_han external precision
d.c. voltmeter via a suitable digital interface. Obviously the introduction of a
computer violates the idea of self-contained sources, but this may not be of much
import in some applications. For example the Schlumberger voltmeter type 7081 [7.8]
has a resolution better than 1 part in 107, linearity of <0.2 ppm of full scale, and a
temperature coefficient of less than 0.3 ppm/rC, as well as IEEE488 and RS232
interfaces. This makes it ideally suitable for measuring the voltage across the
precision reference resistor, although at £5000 (1993) it is more expensive than the
cost of all other components. However using newer and smaller components, it seems
possible to build 2 or 4 programmable current sources on one PCB in a single
chassis, and multiplex the sensing terminals of the precision resistors to the external
voltmeter. The cost of the voltmeter is therefore shared across a number of
programmable sources and may be cost-effective. The proposed arrangement is shown
in Figure 7.2a). It is essential for the analogue multiplexer to have negligible leakage
currents on unselected channels and for the cross-talk between channels for be lower
than -120 dB, if overall performance is to reach 1ppm, and a number of multiplexers
exist which are suitable for this purpose. Another requirement is to include unity gain
buffer amplifiers on the PCB to isolate the precision resistors from the effects of
capacitive loading in the cable connected to the voltmeter.
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In order to achieve closed-loop control of several multiplexed drives it will be
necessary to change the select code at a regular rate. It is a characteristic of all
analogue multiplexers that small charges are injected at the selected input, as the
select code changes. These charges may be of the order of pico-coulombs every 0.1
seconds, and may disrupt the current in the coil in a significant way. To alleviate this
problem additional capacitive decoupling may be included as shown in Figure 7.2b).
The additional components will introduce undesirable parasitic thermo-electric effects
but the differential characteristics remain unchanged. Unfortunately even a charge
injection as low as 5 pC, and a capacitor of 0.1 I'F, will give a voltage change of 50
I'V, which on a range of 5 yolts represents 10 ppm. Consequently it may be
necessary to buffer each connection to the reference resistors before multiplexing, as
shown in Figure 7.2c). The low impedance output of each buffer amplifier will be
able to supply current to compensate for the effects of transitory charge injection, but
the input impedance must be high enough not to load the reference resistors unduly.
Since the analogue multiplexer is unlikely to be ideal and has an internal resistance
between a selected input and the output, it is still necessary to include a buffer
amplifier at its output so that negligible current flows across it, and there are no
parasitic voltage drops. If the internal resistance is independent of temperature and
absolute voltage level it may be possible to compensate for parasitic losses but this
is improbable.
Oth.rchann.lsCOIL.
Rr.f
GND
R
:R f CTo~xRref
GND b)
Figure 7.2 - Use of external voltmeter
Buff.ramplifiers
To ttxt.rnalprecision
voltm.t.r
Select codeFrom micro-controller
a)
~ To mux
~GND
Rref
c)
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Another aspect to the use of an external voltmeter is to consider a system where a the
performance of a multiple-output current source is so stable and predictable that a
voltmeter is needed only for infrequent calibration cycles. For example if re-
calibration is needed only once every few days and takes two hours, the meter may
be used for other measurements most of the time. It is therefore worth considering
designs which may not exhibit excellent linearity but are very stable.
7.3 Application of switch capacitor building blocks
A novel integrated circuit type LTCI043, is available from Linear Technology, and
is described as a "Dual precision instrumentation switched-capacitor building block"
[7.9]. It consists of a number of analogue switches which act together to connect a
capacitor alternately between different pairs of pins under the control of an internal
or external clock. Proprietary circuits to compensate for charge injection are
incorporated, and suggested circuits indicate that some signal processing may. be
performed to within + I ppm. A number of useful applications for this device have
been identified and are presented below.
7.3.1 For voltage halving and inversion
Digital-to-analogue converters invariably create a unipolar output which must be
biased by half-range to produce a bipolar output. This is usually done with matched
on-chip resistors connected to a summing amplifier and the reference voltage.
However it may be preferable to bias the amplifiers directly, and this may be done
by a combination of voltage halving and voltage inversion. The circuits in Figure 7.3
showing how these functions may be achieved, and were taken from [7.9]
a) Diyid. bl<l2 b) Iny.rsion
VOllt= Vout=
Vin/2
0-- .....+/_ lppm
-Vin
+/- 2ppm
Vin
JGND
(hal f) LTC1043 (half) LTC1043
Figure 7.3 - Voltage halving and inversion
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The quoted tolerances on the outputs assume they are unloaded and that no currents
flow once equilibrium levels have been established. Care should be taken to buffer
the outputs if they are to drive other circuits.
7.3.2 In voltage-to-current conversion
The end effects of all 2-terminal resistors mean that for precision voltage-sensing
applications 4-terminal devices must be used where current forcing pins are separated
from voltage-sensing pins. This necessarily elevates the voltage of both pins from
ground and creates a differential output. The general arrangement of using part of an
LTC1043 to convert a differential voltage to a single-ended signal with respect to
ground has been copied from the manufacturers data sheet and is shown in
Figure 7.4a). Applying this technique to create a precision voltage-to-current
converter is shown in Figure 7.4b), where the differential voltage across the sensing
terminals of a precision resistor is reference to ground and used to provide negative
feedback around a very high gain power amplifier. Assuming the input current of the
amplifier is negligible, the voltage across R will be zero, and equilibrium will be
achieved when, for all practical purposes, Vh=V<lac' Since Vh=voltage across sensing
pins of ~f' and the coil and Rrcf are in series, the current in the coil is proportional
to Vdac. C reduces the high frequency response and provides closed-loop stability.
500Hz
Cloc:k COIL
Vd
Diff.rlrntial Singl.
sid.d
Cs
C
LTC1043
Chalf )
Cs=sampllr
Ch=hold
Ch ~
TeLK )~
LTC1043 GND
Chalf )
GND
a)
Figure 7.4 - Differential to single-ended conversion
If the gain of the power amplifier is large enough, as should be the case using a
combination of the OPA177E and BUF634, it may be possible to show that the
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voltage-to-current converter subsystem tracks Vdac voltage so well that measurement,
or calibration, of this alone is enough to characterise the changes of current in the
coil with respect to DAC levels. This is of benefit in two respects, firstly, the
measurement is made outside the voltage-to-current servo-loop and therefore cannot
interfere with its operation, and secondly the DAC voltage is single-ended, and easier
to multiplex than the differential voltage across the sensing pins of Rref•
Although the LTCI043 incorporates elements to compensate for charge injection, it
may still present a dynamic load to Rref at the beginning of each sampling interval,
consequently a decoupling capacitor may be advantageous. It is also beneficial to bias
the 'hold' capacitor, Ch' to creates a bipolar output current for a unipolar input
voltage. These additions are shown in Figure 7.5, where the LTC1043 has been
replaced with 4 single pole switches and the general format has been modified to aid
the preparation of a circuit definition ready for simulation by PSPICE [6.2].
Rin
Vdac: 22k 1
Cl
luF
.
Cin
O.33UF
0T;Jo S ohmend er ~,~c:t s ~~OUH
SW3 8 \ 12
C2 "_...:u:L_--o-"1:
C3
>---"'-.<:f ~
lUFS1 luF I ~luF T f~OR 1 1 ~~~f_ SW2 _ sw~~----~~--+--~ 9 0I 7 I GNO
Vbi.. ~ nuJ
20 21
Figure 7.5 - Switched capacitor V-to-I with bias
In order to minimise the effects of charge injection the sample and hold capacitors
should be of the order of 1 #J.F. R2,R3 and C4 should be chosen to provide added
decoupling (filtering) but their time-constant must not be so large that a significant
phase shift arises around the whole circuit, as this will result in unwanted oscillation.
Using the component values given in Figure 7.5 several simulations were performed,
for different values of the input filter capacitor Cin. It is important to limit the rate
of rise at the non-inverting input of the amplifier, in order to avoid overshoot in the
current through the coil, as this may have adverse effects in a system with mechanical
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scvtoi. cir
Date/Tille run: 04/13/95 14:Z9:14 Temperature: 27.0
G 40mA,-------------------------------------------,
-Value of Gin in uf
Figure 7.6 - Response of switched capacitor V-to-I
hysteresis. The curves in Figure 7.6 show the coil current with respect to time for
various values of Cin, when the input voltage changes from 1.5 V to 3.5 V at time=
t,= 10 ms. Before tc the current is stable at (1.5-2.5)/~r =. -1/50 = -20 rnA and
thereafter it rises to +20 rnA. Study of the simulation source-file called ScvrOI at
the end of Annex [5] shows how non-overlapping clocks at 1 kHz were created for
the switches, and how bias conditions were defined to give bipolar current output.
o
1
1
That part of the response from 20 ms to 40 ms when Cin = 0.33 p.F is shown in
Figure 7.7, together with a scaled clock to make clear the synchronous nature of the
sampling. As time passes the current difference of successive levels is reduced, and,
although not shown, equilibrium is achieved when the voltage across the sensing pins
of Rrerequals (Vin - V biaJ = 1volt, and the current becomes constant at +20 rnA.
30mAc
u
e 20mA
n
t
10mA
OA
-lOmA
The simulated performance of a voltage-to-current converter based on a switched
capacitor looks promising but further experimental work is needed to establish the
exact behaviour of the LTCI043 and the overall dependence on temperature. It is
also appropriate to discover if the clocks for multiple LTCI043's in the same system
are best synchronised (or left to free-run), bearing in mind that, for a particular
mechanical system, there may be a resonant frequency which is the same as that used
to clock the switches. It a real design perhaps there should be a way of setting the
clock frequency.
-ZOmA.j.e-__ ~:....__------.--------.....--------.------__._----__4
50115 60ms20ms 30ms 40msOs 10ms
a • 6 "i(Ll)
Tille
- 104 -
Date/TilDe run: 04/13/95 15:00:35
C 20m
o
i
1
scvtoi.cir
Temperature: 27.0
c
u
r 19m
r
e
n
t
A lBm
10
p
5
17m
'SY3/4 clock
16m~~~LL-L~~~~-L~~~~~~~~~~~~~~-L+-~~-L-L'_~~~
20115 25m5
a 1(11) • v(21)/2000+0. 016
30ms 35ms 40m5
T1me
Figure 7.7 - Response of switched capacitor V-to-I
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7.3.3 Deglitching and demultiplexing a DAC
A sample and hold circuit is often used to de-glitch the output of a digital-to-analogue
converter. The idea is to remove the transient voltage signal, which occurs at the
DAC output when the digital control code is changed, by isolating a 'holding'
capacitor until the transient subsides. An analogue switch is usually employed but
these are prone to charge injection which offsets the level being stored. However the
LTCI043 has internal charge compensation circuits, and charge injection is
significantly reduced. This suggests it may be used as a deglitching element by
synchronising its switching action with changes in the DAC output as shown in
Figure 7.Sa), where the DAC code is changed only when C, is connected to Ch' Most
of the time the DAC level will not change between samples, but there ·would be no
interference with C, if the DAC did change while Cs is connected to Ch' This
immediately introduces the idea of time demultiplexing the DAC between two
channels, as shown in Figure 7.Sb). So long as the time for the glitch is short
compared with the sampling time, each C, will acquire the correct level by the end
of the sampling interval just before it is connected to the corresponding Ch'
Vout
Ul=LTC1043
U1A Vout 1
~
:_]nc
The behaviour of Figure 7.Sb) is best explained with the aid of the waveforms
presented in Figure 7.9. At the beginning of each sampling interval an ideal DAC
would respond by a simple linear change from one level to the next after a fixed
delay, however a real DACwill output a code-dependent 'glitch' after an additional
delay. Suppose DAC code m produces level M and is associated with CsI, and code
n produces level N and is associated with Cc2' In the case of an interval of type-m,
Vo
VREF
Vbias GND
a b)
Anti-Phase
s""itching
Vbias
U1B Vout2
c·H.____U
Figure 7.8 - Deglitched and demultiplexing a DAC
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Vbias
Csi is briefly subject to the previous level N, then a glitch, before settling to the
desired level M. The value of Csi has to be chosen after consideration of the internal
resistance of the analogue switches in the LTCI043, and the drive capability of the
DAC output, such that it will always be able to acquire the expected voltage at the
end of each interval. Strictly this condition must be satisfied only when the channel
is in equilibrium, for when a large change occurs as M becomes M', Chi will not
follow immediately, and many samples will be necessary before charge redistribution
is completed. While the charge on Chi is in flux the voltage on Csi need not settle to
the expected level by the end of its sampling interval. The behaviour of Cs2and Ch2
is similar but C.2 acquires level N by the end of type-n intervals.
Sampling interval
g~~e __m__ ~~~ n ~~~ m ~~~__n_
M M
OAC r NLevel Ideal
"\
Actual
Sampled levels M
Cs1
t yCs2 N
Figure 7.9 - Demultiplexed DAC waveforms
The LTCI043 contains two sampling circuits that operate in anti-phase and this leads
directly to the implementation in Figure 7.8b), but its operation is not optimal
because each sampling capacitor still 'sees' the DAC glitch. A better arrangement is
shown in Figure 7.10, where two LTCI043's (with only half of each being used) are
controlled by independent clocks both synchronised to changes in the DAC output.
In this way each C. is connected to the DAC output after the glitch has died away.
The duty cycle is necessarily no longer 1:1, but need not be as bad as the waveforms
suggest, as the duration of each glitch appears exaggerated. Many DAC have a glitch
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which lasts for only a few microseconds, and with a nominal sampling time of 0.5ms,
the duty cycle need not be far from 1: 1. If the DAC includes an amplifier with
limited slew rate, it may be this, and not the glitch-time, which limits the time for the
DAC to change from level M to level N. In which case the clocks may have a duty
cycle of 1:2 or more, and the effect of this remains to be investigated.
N bit codes
U1 Vout 1
Cs1 ~
CLK1dJ
GND Vbias
U2 Vout2
csH
CLK~U
GND Vbias
5!.jnchronised
sl.Jitching
Ul=U2= 1/2 LTC1043.....
Cs1
. ..
Cs2
N
It is anathema to electronic design engineers for circuits to incorporated into a design
and not be fully utilised, yet this would be the case by using only half of two
LTCI043's. Fortunately the other half may be used in the voltage-to-current
converter, as simulations show its performance is acceptable even when the duty-cycle
of the switched-capacitor is not 1: 1.
As a further modification to the previous design, the level presented to the sampling
capacitor during each of its sampling intervals need not be the same. By including
additional filters the pulse level modulated signal thus generated may be averaged to
provide interpolation between DAC levels. Further experimental work is needed to
establish the scope for this technique and the optimal design of the filters. The
extended circuit is shown in Figure 7.11.
N
DAC
Level .:Ideal M
"\
Actual
Figure 7.10 - Better demultiplexing
7.3.4 Interpolation in a time demultiplexed DAC
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Figure 7.11 - Interpolation in a time demultiplexed DAC
As was discussed in section 2.3.2 the integral non-linearity (1NL) of this approach
will be limited to the 1NL of the DAC. But so long as it is monotonic it should be
possible to provide an ideal linear scale by calibration using a precision ADC or
voltmeter.
7;4 PWM DACs and Field Programmable Gate Arrays (FPGA)
The difficulties of creating a precision pulse-width-modulated DAC using a 20-bit
counter were discussed in section 2.3.1. The settling time was considered excessive
and the technique dismissed. However it may be practical to produce a lO-bit PWM
DAC, with a clock rate of about 1 MHz and corresponding cycle time of 210 x 10-6
= 1.024 ms, which requires a low pass filter to remove frequency components of
about 1 kHz and above. A settling time of lOOms is acceptable for many applications
and it may be possible to achieve this with a combination of low drift active filters
and/or passive RC filters. Although there are only 1024levels, and such a DAC will
still use an analogue switch with associated charge injection, its overall integral non-
linearity may be small and approach 1 ppm for each level. This needs to be shown
by experimentation but if it can be achieved it may be used as a coarse DAC in a
system with coarse and fine DACs. The great advantage is that its performance may
be accurately predicted and characterised by measurement of relatively few levels.
Combining its output with an 'ordinary' monotonic 16 bit fine DAC in the ratio 1:64
(1:26) will provide a composite DAC with a resolution of 16+6 = 22 bits, as
depicted in Figure 7.12. The characteristics of the fine DAC are less critical than
those of the PWM DAC, and numerous devices with acceptable specifications are
commercially available.
- 109 -
R
K-stage Buffer
RC filter
Precision
slJitch
GND
64R
Vo
VREF
Com
G 0
Figure 7.12 - Using a IO-bit PWM DAC as the coarse DAC
In a design with multiple composite converters of this form the number of digital
i~tegrated logic circuits 'on the analogue side' conflicts with the principle outlined in
2.1.4. However, Field Programmable Gate Arrays (FPGAs) [7.10,7.11] are readily
available which have more than sufficient resources to implement several IO-bitPWM
converters. Since all digital logic is confined to one integrated circuit, it may be
possible to keep the effects of interference to an acceptably low level. It is also
possible to use additional capacity in the FPGA to time-demultiplex the fine DAC.
7.5 Suppression of power on/off transients
The current in the coil during power-on, and power-off, conditions was measured and
presented in Figure 6.10. Although the power-on transient is acceptably small, the
power-off transient is large and unpredictable, and in making proposals for future
designs this issue must be addressed. When the mains power is interrupted the
behaviour of the power amplifier which drives the coil becomes undefined. The most
reliable way to ensure there is no force in the actuator is to use a relay that shorts out
the coil, thereby removing all current flow. 'Normally closed' contacts are used, and
the relay is not energised.unless correct power supply regulation is established. Some
care must be taken in the selection of the relay, as it must have a response time of
only a few milliseconds, and not subject to 'welding' of its contacts in the event of
high transient currents. A miniature mercury-wetted reed-relay is most suitable. The
design for a control circuit is shown in Figure 7.13, which is powered from an
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Figure 7.13 - Power on/off protection
independent mains transformer. Its operation is relatively simple but effective; at
power-on there is a delay, determined by C4 and R4, before the relay is energised;
while during normal operation the retriggerable monostable (U2A), with a time-out
of about 0.1 s, detects an excessive number of missing mains half-cycles and causes
the relay to de-energise before the power rails fail. There may be multiple sets of
relays or contacts for designs with more than one coil.
7.6 Proposal for dual drive
Most of the ideas presented in this chapter have been incorporated into a design for
a dual programmable source and appear in Figure 7.14. The circuit is more than a
block diagram, but less than a complete design, since individual sections within this
chapter have already dealt with specific sub-functions in detail. A number of signals
and functions are highlighted by a * character, to indicate they are generated within
one FPGA. What is not shown is an embedded microcontroller which accepts serial
messages from a controlling computer and defines the operation of the FPGA
accordingly. To understand the basic operation it is sufficient to describe the
behaviour of one channel, as the other is identical. Vref is a stable voltage reference
for the DAC and the precision switch, both of which are controlled by the FPGA.
PSI is driven by a pulse width modulated signal using a lO-bit counter, while the
DAC receives 16-bit code levels which are synchronised to the clock for Ul. The
PWM logic (running at 1 MHz) and the timing of the DAC (with sampling at 1 kHz)
will be synchronised in some way by virtue of the fact that the FPGA has a single
master clock frequency of several MHz, and it may be advantageous to ensure the
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cycle time for all signals are in a simple ratio. If this is not the case, undesirable
'beat' frequencies may be generated.
The analogue PWM signal from PSI, and the sampled signal from the DAC, are both
filtered by multiple RC stages, however these are of different length and do not offer
the same attenuation. For the PWM signal the K-stage filter must provide an
attenuation of more than 120 dB at the fundamental frequency, so the output is stable
to 1 ppm. Assuming a frequency of 1 kHz, S stages of 10 kO and O.IJLF will provide
sufficient attenuation. The L-stage filter for the DAC output may not even be needed,
but a value of L= 1,2 is practical. Care must be taken to consider the effects of input
bias current for U3 and U4. IfU3 were type OPAI77E (bipolar) the bias current of
0.5 nA results in an offset of 40 JLV(for a source impedance of SO kO). This, in
itself, may not be too serious, as calibration will compensate for the offset, however
its bias current changes at a rate of 25 pA/oC (max.) causing a voltage drift of
2JLV/oC.U3 is specified as type OPA627BM (FET) because its bias current is only
5 pA, which results in a voltage loss of 0.4 JLV across the filter resistors, and its
voltage drift is only O.S JLV/oC.
The summing amplifier, U5, needs to have low input bias current «50 pA), low
drift « 1 JLV/oC)and high gain (> 120 dB). These requirements are considered best
satisfied with a chopper-stabilised amplifier type TLC2654A. In the original design,
amplifiers of this type were used throughout, and there was concern that, by having
unsynchronised clocks, the output of one amplifier may cause aliasing at the input of
the next. Consequently additional circuitry was employed to provide synchronised
clocks. In the design now being considered there is only one chopper stabilised
amplifier (per channel) and synchronisation is not necessary. The TLC2654A must
operate from supplies of no more than ±S V, whereas driving amplifiers U3 and U4
may operate from ± 15V. However, using ± 15V introduces the possibility of latch-
up at the input of U5, and it is therefore considered preferable to operate U3, U4 and
U5 all at ±S V.
The output of the summing amplifier provides the reference for the voltage-to-current
converter, but compared with previous discussions and simulations it is negative.
Consequently the bias is -Vre/2 and the interpretation of the digital codes for the
PWM logic and DAC must be inverted, to restore the expected sense of changes in
the coil current. (Although not shown -Vre/2 may be derived from Vrefby halving the
inverted value, using circuit elements from Figure 7.3). The combination of an
OPA177E with a BUF634 gives an amplifier which is capable of delivering up to
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±50 mA at 12.5 V, or ± 100mA at + 12volts, with other characteristics determined
by the OPA177E. The value of R..efshould be chosen such that the maximum required
coil current produces a voltage drop of Vre/2 across it. For example, if Vref=5 V and
Imax=50mA, the value of R..ef=5/2/0.05 = 500. Assuming the end effects of Rref
are small compared with its value the maximum coil resistance is (12.5-2.5)/0.05 =
200 O. This is larger in value than those that have been tried, but increasing the
maximum allowed resistance is beneficial as it allows more turns of finer wire, which
will produce a stronger magnetic field.
In chapter 1 some mention was made of the application of multiple actuators to
complicated mechanical systems. For a long range X-ray interferometer 2 or possibly
3 drives are beneficial, but it is not impossible to consider systems that could use
from 4 to 8 drives. It is therefore of interest to consider the design of a circuit with
more than 2 outputs. Of course it is possible merely to replicate the design presented
in Figure 7.14, and create a number of dual drives in a single chassis, but this would
be wasteful of a FPGA used to create only 2 x 10-bit PWM DACs. However it seems
altogether feasible to extend the idea of time demultiplexing the DAC (see
. Figure 7.10) from 2 to 4 drives, and make better use a FPGA to generate 4 PWM
signals. The switched capacitor elements will necessarily have a duty cycle of at least
1:3, but may still operate as required. An adverse consequence of this approach is to
lower the sampling rate to about 250 Hz, which may lead to unwanted mechanical
resonances if the electrical signals are not filtered properly.
While some of the methods proposed need experimental evaluation to establish their
potential for super-precision applications, there is no reason to believe any method
is intrinsically unworkable. The methodologies employed for the present drives were
appropriate given the constraints of the project for the DTIINPL, however if progress
is to be made towards more general research in precision programmable current
sources, quantitative analysis of real circuits based on new proposals is needed.
Additional simulations using idealised components will not prove the practicality of
the techniques, and it will not be until circuit boards have been fabricated and
instrumented that a full understanding of the performance will emerge. All this is left
for future work.
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Chapter 8 Final comments and conclusion
Throughout this thesis considerable effort has been made to present ideas in a logical
order and in sensible groups. However, certain thoughts would have disrupted the
flow, and/or had insufficient background, if they were to be included within certain
sub-sections. Consequently these have been left to the end and are now discussed.
They should be considered in the further development of programmable drives or
systems that use them. Thereafter is a final section which concludes the work.
8.1 Settling time of DACs
In the present design the coarse and fine DACs are of the same type and each has a
settling time of 6 p.s to ±O.5 LSB, which is very short compared with the time
constant of the filter at the input of the voltage-to-current converter. Since the
embedded software always changes both DACs simultaneously their weighted output
also settles in a similar time. This is especially significant when a small overall
change is required but the fine DAC is already at full scale. In this situation the
coarse and fine DACs must both change, and it is desirable for the transition to the
new level to occur smoothly. If the coarse DAC takes a long time to settle compared
with that for the fine DAC the net output will not be a smooth transition.
IClN )( 1000pFG Vo
Vdac: Rl RS Sk
c:oars.
Vd.c:
fin.
IC21000pFG
Figure 8.1 - Circuit depicting DACs with different time constants
Consider the circuit in Figure 8.1 which represents an idealised model of the present
circuit as taken from diagram 4 in Annex [1]. It shows two voltage inputs from ideal
coarse and fine DACs driving single stage RC networks. A simple RC network (with
a nominal time constant of 10 p.s) may be inappropriate for a real DAC but is
acceptable for the purpose of discussion. The filtered outputs are buffered and
summed in the ratio 1:1/64 and then filtered again. The output Vo is used to drive
the voltage-to-current converter.
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The simulated response is shown in Figure 8.2 when the time constant for the coarse
DAC is 0.5, 1, 2 and 5 times that of the fine DAC. At time=5 ms the coarse and
fine DACs change from -0.95 to -1.05, and -3.2 to +3.1968 volts respectively, which
causes a net increase of 50 p.V to the initial level of 1 volt. For N> 1 there is change
in the wrong direction, and, when N=5, a pulse whose amplitude is many times the
desired step change. This is clearly undesirable but altogether likely for the composite
DAC proposed in Figure 7.12, where the coarse DAC level is derived from a filtered
PWM signal. Consequently future design(er)s should include components which
balance the response time of DACs. Alternatively the fine DAC may be made to pass
through a number of sub-levels which compensate for any delayed response of the
coarse DAC, in such a way that the output pulse is reduced or removed.
Response when: T1.e constant of course DAC - • x t1.e constant of f1ne DAC
Date/T1a. run: 04/25/95 08:30:51 Teaperature: 27.0
1.0001V
v
o
0.9999V
O.9998V
30.5 40.5 50.5Os 10.,
a • & 'v(10)
20.s
Tb.
Figure 8.2 - Responses when DACs have different time constants
8.2 Additional auxiliary circuits
Several components are included in the current circuit which are not strictly needed
during normal operation, but provide additional confidence that all is working well.
For example, the auxiliary ADC channel which monitors the voltage level of the main
power amplifier, and the sensor which monitors the temperature of the exhaust air.
These are of trivial cost when compared with other components and their inclusion
was certainly worthwhile. However, if the project were repeated, additional circuits
should be included to provide even more knowledge about the performance. Three
such examples are:-
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a) It is very difficult to measure the noise current in the coil because it is so
small, and external amplifiers are subject to unwanted interference.
Consequently an a.c. coupled differential amplifier with a gain of about 1000
should be placed across the connections to the coil. A typical circuit appears
in Figure 8.3. The output provides a signal of the order of milli-volts that can
be taken to an oscilloscope or spectrum analyzer. The simple high-pass RC
network has a -3dB point at 0.3 Hz, which is well below the resonant
frequency of typical mechanical mechanisms. The response is almost flat
above 1 Hz and hence all frequencies of interest will be passed through with
negligible attenuation.
O.47uF
To connector
on r~ar panel
Rg
49.9
Figure 8.3 - Embedded diagnostic amplifier
b) Circuit diagram 6 in Annex [1] shows that two of the inputs to the analogue
multiplexer connected to the auxiliary ADC are not used and are tied to
ground. This represents an inefficient use of resources and the inputs should
be brought to a connector on the rear panel so the user can have the benefit
of reading two external voltage levels. Care should be taken not to
compromise the isolated analogue ground signal.
c) In the same vain as b) some of the digital inputs associated with U22 are
unused and may be of more general use if brought to a connector on the rear
panel. Care should be taken not to introduce unwanted earth loops and/or
noise.
Of course there comes a point where additional circuits may represent a significant
cost and this should be considered, but the suggestions above are inexpensive and
easy to implement.
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8.3 Commercial considerations
Much has been said already about the alternative methods and/or improvements that
can be made to the present design, but from some points of view these comments
represent a rather narrow perspective of the possibilities, for they do not take into
account potential modifications to the systems as a whole. If the x-ray interferometer,
as developed for the DTI, is looked at from a commercial position a number of other
thoughts for the future emerge.
The DTI project was essentially a 'one off' exercise, and involved little consideration
for the sale of duplicate systems. The dominant cost was for the development of
technology that exceeded existing capabilities; all of which was carried out on one
unit. Hence its cost was high when compared with a possible production unit, but the
methods of construction can be justified as they allowed the instrument to meet the
specifications on time and within budget. The market for such precision instruments
is small and there is little practical need to plan for vast sales. However, refinements
may be made to the electronic control sub-system and these are worthy of discussion,
- since the precision current sources may be used on other systems which have the
potential for commercial use in greater numbers in metrology laboratories.
The x-ray interferometer contains a number of expensive components, such as the x-
ray source, detector, camera etc., all of which are interfaced to a controlling
computer running commercially written software [8.1]. This software expected a
remote programmable subsystem to respond to simple message packets, sent out via
a serial port, and cause movement of the monolith. When a computer was included
within the subsystem it was natural to describe the controlling computer as the host
and the subsystem computer as the slave. However, no provision was made for
anything other than the communication of set-point values from the host to the slave
computers, using a proprietary software handshake mechanism. In particular no
facility was provided for the host computer to 'learn' about the status of the
subsystem circuits, and it was necessary to include a display for the slave computer.
This display gave a great deal of diagnostic information which was useful during the
development of the drives and was certainly cost effective for the DTI project but can
be rendered unnecessary by modifications to the software in the host and slave. Using
extended data exchange mechanisms will allow all data currently presented on the
slave's screen to be presented at the host's screen upon request, as it is needed only
infrequently. In order to remove the slave PC entirely it is necessary to embed the
servo control algorithm within each drive, and there is sufficient capability for this
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to be done using the floating point interpreter which has been written. Unfortunately
the removal of the slave PC means that two serial ports are needed on the host for
communication to each drive, as inferred from Figure 8Aa) which shows the present
arrangement. This may be inconvenient for systems that require one port for other
facilities, as a total of two ports is the usual maximum on many desk-top computers.
Fortunately there are two ways around this problem. The first is to connect the drives
in a 'daisy' chain and for extended messages to contain an address identifier so they
may be relayed to the correct drive as depicted in Figure 8Ab). The second requires
that the host computer and drives have hardware for multi-drop communications such
as either RS485, or IEEE488, as shown in Figure 8Ac). The first arrangement is
preferable because it is easy to preserve the isolation between different drives.
Although RS485 tri-state drivers may be optically isolated the communications
strategy is more complicated. The IEEE488 communications protocol, with some 16
signal lines, does not lend itself to isolation, and earth loops may be formed between
the drives. The most effective arrangement is shown in Figure 8Ad) where a single
RS232 communications channel connects the host to a multiple drive, which contains
a common power supply, and microcontroller to support a number (say 2 or 4)
..programmable current sources.
, D . 1 1Host Slave ' rlve
_.J
21v '1 Drive
Host
RS232 Daisy chain
Drive N
a)
Host
RS485 or IEEE488
Drive N
b)
c)
d)
Host Multlple
Drive
Figure 8.4 - Alternative communication schemes
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8.4 Conclusion
The need to design a super-precision programmable current source to meet the needs
of a long range x-ray interferometer was established in chapter 1, as was the fact that
such a device has other applications in metrological environments. The chapters that
followed presented a methodical development of ideas from initial concepts and
constraints, to implementation and testing. Extensive use was made of computer aided
design and simulation software and there are numerous suggestions for further work.
Taken together they show that a programmable current source may be build with all
performance parameters measured in parts per million. As a project it was deemed
entirely successful for the immediate application. The exceptional stability and
linearity of the current source(s) is over 100 times better than commercial systems
and provides opportunities for new levels of control for current-driven devices.
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Programable Current Drive Revised: 30 November 1993
, Ref Part Supplier Function
From DRIMIQIA.CAL
Sheetname No. Flle.sch
3 CX2
4 Cl
5 C2
6 C3
7 C4
8 CS
9 C6
10 C7
11 C8
12 C9
13 CIO
14 Cll
15 CI2
16 CI3
17 CI4
18 CIS
19 C16
20 C17
ADCI AD1l75K
CXl 22pF
22pF
10000uF/40v
47uF/16v
O.luF
10000uF/40v
47uF/16v
O.luF
10000uF/40v
47uF/16v
O.luF
10000uF/40v
47uF/16v
O.luF
l5000/l6v
O.luF
47uF/16v
O.luF
l5000/l6v
21 C18 O.luF
22 C19 O.luF
23 C19A O.luF
24 C20 47uF/16v
25 C20A 47uF/16v
26 C21 0.47uF
27 C22 O.47uF
28 C23 O.47uF
29 C24 0.47uF
30 C25 0.47uF
31 C26 0.47uF
32 C27A luF
33 C278 luF
34 C28 47uF/16v
35 C29 47uF/16v
36 C30
37 C31
38 C32
39 C33
40 C34
41 C35
42 C36
43 C37
44 C38
45 C39
46 C40
47 C41
48 C42
49 C43
50 C44
51 C45
52 C46
53 C47
54 C48
55 C49
56 C50
57 C51
58 C52
59 C53A luF
60 C538 luF
61 C54 10nF
10nF
100pF
0.47uF
0.47uF
0.47uF
0.47uF
O.luF
O.luF
4.7uF/16v
10pF
4.7uF
10nF
O.luF
O.luF
47uF/16v
47uF/16v
O.luF
O.luF
47uF/16v
0.47uF
0.47uF
O.luF
10uF
Analog Devices
RS 126-124
RS 126-124
RS 104-382
FN 100-884
RS 125-733
RS 104-382
FN 100-884
RS 125-733
RS 104-382
FN 100-884
RS 125-733
RS 104-382
FN 100-884
RS 125-733
RS 104-348
RS 125-733
FN 100-884
RS 125-733
RS 104-348
RS 125-733
RS 125-7.33
RS 125-733
FN 100-884
FN 100-884
RS 114-862
RS 114-862
RS 114-862
RS 114-862
RS 114-862
RS 114-862
RS 126-067
RS 126-067
FN 100-884
FN 100-884
RS 114-812
RS 126-922
RS 114-862
RS 114-862
RS 114-862
RS 114-862
RS 114-840
RS 114-840
FN 100-878
RS 126-809
FN 100-878
RS 114-812
RS 125-733
RS 125-733
FN 100-884
FN 100-884
RS 125-733
RS 125-733
FN 100-884
RS 114-862
RS 114-862
RS 125-733
RS 101-816
RS 126-067
RS 126-067
RS 114-812
Feedback ADC
CPU oscillator
CPU ooclllator
+15vADC PSU
+15vADC PSU
+15vADC PSU
-15vADC PSU
-15vADC PSU
-15vADC PSU
+15vDRV PSU
+15vDRV PSU
+15vDRV PSU
-15vDRV PSU
-15vDRV PSU
-15vDRV PSU
+5vDIG PSU
/RESET logic
+5vDIG PSU
+5vDIG PSU
FAN PSU
+5v bypass
+5v bypass
+5v bypass
+5v bypass
+5v bypass
US chopper
U8 chopper
UI0 chopper
UI0 chopper
U9 chopper
U9 chopper
REFI filter
REFl filter
VDD+ bypass
VDO- bypass
U12 Phase compo
HF filter
U12 chopper
U12 chopper
Low pass filter
Low pass filter
Filter
Filter
U13 +bypass
Ul3 compo
U13 -bypass
HF filter
+5v bypass
+5v bypass
+5v bypass
-15vDRV bypass
-15vDRV bypass
+l5vDRV bypass
+l5vDRV bypass
U15 chopper
Ul5 chopper
Ul8 bypass
Ul8 bypass
REF2 filter
REF2 filter
Phase compo
CPU and ADC
CPU and ADC
CPU and ADC
Power Supplies
Power Supplies
Power SuppHes
Power SuppHes
Power SuppHes
Power SuppHes
Power SuppHes
Power SuppHes
Power SuppHes
Power SuppHes
Power SuppHes
Power Supplies
Power SuppHes
Power Supp Hes
Power SuppHes
Power Supp Hes
Power Supp Hes
CPU and ADC
CPU and ADC
RS232 Chip
CPU and ADC
RS232 Chip
Drive 1
Drive 1
Driv..1
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Drive
Heater/Drlve2
Heater/Drlve2
Heater/Drlve2
Heater/Drlve2
Heater/Drive2
He.ter/Drlve2
He.ter/Drlve2
3 DRICPUI
3 DRICPUl
3 DRlCPUI
2 DRlPSUI
2 DRIPSUI
2 DRlPSUI
2 DRlPSUI
2 DRIPSUI
2 DRlPSUl
2 DRlPSUI
2 DRlPSUI
2 DRIPSUl
2 DRlPSUl
2 DRIPSUI
2 DRlPSUl
2 DRlPSUI
2 DRlPSUl
2 DRIPSUI
2 DRIPSUl
2 DRIPSUl
3 DRlCPUl
3 DRlCPUI
3 DRlCPUI
3 DRlCPUl
3 DRlCPUl
4 DRlDRVl
4 DRlDRVl
4 DRlDRVl
4 DRlDRVl
4 DRlDRVl
4 DRlDRVI
4 DRlDRVl
4 DRlDRVl
4 DRlDRVl
4 ORlDRVl
4 DRlDRVl
4 ORlDRVl
4 ORlDRVl
4 DRlDRVl
4 DRlORVl
4 ORlORVl
4 DRlORVl
4 ORlORVl
4 ORlORVl
4 ORlORVl
4 DRlDRVl
4 ORlORVl
4 DRlDRVI
4 ORlDRVl
4 DRlDRVl
4 ORlORVl
4 ORlORVl
4 ORlORVl
4 ORlORVl
5 ORlORV2
5 DRlORV2
5 ORlORV2
5 DRlORV2
5 ORlORV2
5 DRlDRV2
5 DRlDRV2
Programabl. Current Drive
I R.f Pa..t Supplie ..
Revised: 30 Novembe ..1993
Function
F..om DR1M1Q1A.CAL
Sheetname No. File .•ch
62 C55 100pF
63 C56 0.47uF
64 C57 0.47uF
65 C58 0.47uF
66 C59 0.47uF
67 C60 O.luF
68 C61 O.luF
69 C62 4.7uF/16v
70 C63 10pF
71 C64 4.7uF/16v
72 C65 10nF
73 C66 O.luF
74 C67 O.luF
75 C68 47uF/16v
76 C69 47uF/16v
77 C70 O.luF
78 C71 O.luF
79 C72 47uF/16v
80 C73 47uF/16v
81 C74 47uF/16v
82 C75 O.luF
83 C76 O.luF
84 C77 4n7
85 C78 O.luF
86 C79 O.luF
87 CFC1 220pF
88 CFC2 220pF
89 03 LT1004CZ
90 JP1
91 JP2
HEADER 3
HEADER 4
92 JP3 HEADER 2
93 JP4 HEADER 2
94 JP5 HEADER 7
95 JP6 HEADER 3
96 JP7 HEADER 3
97 JIA TP
98 JIB TP
99 Ll B•• d
100 L2 Bud
101 Ql 2N7000
102 Q2
103 Q3
ZTX300
ZTX500
104 REC1 BRIDGE
105 REC2 BRIDGE
106 REC3 BRIDGE
107 REC4 BRIDGE
108 REF1 AD586LQ
109 REF2 AD586LQ
110 REG1 LM7815CT
III REG2 LM7915CT
112 REG3 LM7815CT
113 REG4 LM7915CT
114 REG5 LM2925T
115 REG6 LP2950ACZ
116 REG7 LM79L05
117 RS1 700hms
118 RS2 700hm.
119 RX 4M7
120 RI 4k7
121 R2 4k7
RS 126-922
RS 114-862
RS 114-862
RS 114-862
RS 114-862
RS 114-840
RS 114-840
FN 100-878
RS 126-809
FN 100-878
RS 114-812
RS 125-733
RS 125-733
FN 100-884
FN 100-884
RS 125-733
RS 125-733
FN 100-884
FN 100-884
FN 100-884
RS 125-733
RS 125-733
RS 115-736
RS 114-840
RS 114-840
RS 113-285
RS 113-285
HF filte..
U12 chopp...
U12 chopp."
Low p.ss filt...
Low p.ss filt...
Filte..
Filt...
U13 +bypass
U13 compo
U13 -bypas.
HF filte..
+5v byp...
+5v byp•••
+5v byp.ss
-15vDRV bypass
-15vDRV bypass
+15vDRV bypa..
+15vDRV byp...
un +byp...
U22 -bypa..
uez +byp."
U22 -bypa..
U22 Int. C.
U22 R.f. C
V..ef filte..
U13 f q. compo
U17 f q. compo
Lin....T.chnology B.ndg.p R.f.
3 pads fo..m.ins Mains input
4 pads fo.. Mains .witch
mains switch
2 pin 0.1" pitch
2 pin 0.1" pitch
7 pin 0.1" pitch
3 pin 0.1" pitch
3 pin 0.1" pitch
no compon.nt
no component
FN 108-269
FN 108-269
RS 296-043
RS 294-457
RS 294-463
FM 1KAB20E
FM lKAB20E
FN 1KAB20E
FN 1KAB20E
Analog Devices
Analog Devic.s
RS 648-444
RS 648-472
RS 648-444
RS 648-472
RS 648-545
FN 2950ACZS
FM 79L05ACZ
M/A
M/A
RS 135-645
RS 148-663
RS 148-663
F.n conn.cto ..
LED conn.cto ..
S... ial Hnk
D..iv. 1
D..iv. 2
Sta..point
St...pooint
U13 HF .upP.....ion
H.ate../D..ive2
H.ate../Drive2
H.at /D..iv.2
H.at /D..iv.2
H••te../D..iv.2
H.at /D..iv.Z
H••t /D..iv.Z
H.ate../D..ive2
H.at.../D..iv.Z
H.ate../D..iv.2
H..te../D..ive2
H.at /D..iv.2
H.at /D..ive2
H.at /D..iv.2
He.t /D..iv.Z
H.at.r/D ..ive2
H.at /Driv.2
H.at /Driv.Z
Auxili ...y D.vic••
Auxilia ..y Devic.s
Auxili...y Devic.s
Auxilia ..y D.vic.s
Auxilia ..y D.vices
Auxiliary D.vices
Auxilia ..y Device.
D..iv. 1
D..iv. 1
Auxilt5"y Devices
Powe..SuppHes
Pow...Supplies
Powe..SuppH ••
CPU .nd ADC
CPU .nd ADC
D..ive 1
H••ta../D..iv.2
Powe..Suppli.s
Powe r- SuppHes
Driv. 1
U17 HF .upp.....lon H••t.../D..lv.2
LED d..ive.. CPU .nd ADC
VOO+ boo.te..
VDO- boo.te..
ADC ..ectifie ..s
DRV ..ectlfle ..s
DIG ..ectifie ..s
FAN ..ectifie ..s
D..ivel V..ef
D..iveZ V...f
+15vADC ..egul.to..
-15vADC ..egul.to ..
D..ive
D..ive
Powe..SuppHe.
Po_ r- SuppHes
Po_ ..SuppHe.
Powe..Supplies
D..ive 1
H.ate../D..ive2
Powe..Supplies
Powe..Supp He.
+15vDRV ..egul.to.. Powe..Supplies
-15vDRV ..egulato..
+5vDIG ..egul.to..
U22 +Sv ..egul.to ..
UZZ -5v ...gulato..
External Coil
Exta..nal Coil
CPU o.cill.to ..
+15vADC lo.d
-lSvADC lo.d
Powe..SuppHes
Powe..Supp Hes
Auxilia ..y Devices
Auxilia ..y Devices
Drive 1
He.ta../DriveZ
CPU .nd ADC
Pow...Supplies
Pow.r Supp 11.s
5 DR1DRV2
5 DR1DRV2
5 DR1DRVZ
5 DR1DRV2
5 DR1DRV2
5 DR1DRV2
5 DR1DRVZ
5 DR1DRV2
5 DR1DRV2
5 DR1DRVZ
5 DR1DRV2
5 DR1DRV2
5 DR1DRVZ
5 DRIDRVZ
5 DR1DRVZ
5 DR1DRV2
5 DR1DRVZ
5 DR1DRVZ
6 DR1AUX1
6 DR1AUX1
6 DR1AUX1
6 DR1AUX1
6 DR1AUX1
6 DR1AUX1
6 DR1AUX1
4 DR1DRV1
4 DR1DRV1
6 DR1AUX1
2 DRIPSU1
Z DR1PSU1
DR1PSU1
3 DR1CPUl
3 DR1CPU1
4 DR1DRV1
5 DR1DRVZ
Z DR1PSU1
DR1PSU1
4 DRIDRVI
5 DRlDRVZ
3 DR1CPU1
4 DR1DRV1
4 DR1DRV1
Z DR1PSU1
Z DR1PSU1
Z DR1PSU1
2 DRIPSU1
4 DRIDRV1
5 DRIDRVZ
2 DR1PSU1
Z DR1PSUI
Z DR1PSU1
2 DR1PSU1
2 DR1PSU1
6 DR1AUX1
6 DR1AUXI
4 DR1DRVl
5 DR1DRVZ
3 DR1CPU1
Z DR1PSU1
Z DR1PSU1
Programable Current Drive Revised: 30 November 1993
, Ref Part Supplier Function
From DR1M1Q1A.CAL
Sheet name No. File.sch
122 R3
123 R4
124 R5
125 R6
126 R7
127 R8
4k7
4k7
10k
4k7
150R
47kSIL
128 R8A 47kSIL
129 R9 5kO
130 RIO 320k
131 Rll 5kO
132 R12 20k
133 R13 llk8
134 R14 20k
135 R15 20k
136 R16 150k
137 R17 10k
138 R18 10k
139 R19 10k
140 R20 10k
141 R21 10k
142 R22 10k
143 R23 10
144 R24 10
145 R25 82k
146 R26 180k
147 R27 150k
148 R28 10k
149 R29 10k
150 R30 10k
151 R31 10k
152 R32 10k
153 R33 10k
154 R34 10
155 R3S 10
156 R36 23K2
157 R37 1K
158 R38 23K2
159 R39 1K
160 R40 4k7
161 R41
162 R42
163 R43
164 R44
165 R4S
166 R46
167 SWI
168 Tl
169 T2
170 T3
171 U1
172 U2
173 U3
174 U4
175 US
176 U6
177 U7
178 U8
179 U9
47kSIL
620k
33k2 0.1%
33k20.1%
33k
27k
SWDIP
SVA 0-15 0-15
5VA 0-15 0-15
SVA 0-9 0-9
MC68HC705C8S
74HC164
74HC164
X28C256
HAX252ACHL
ADll458G
AOll458G
TLC2654CN
TLC26S4CN
RS 148-663
RS 148-663
RS 148-736
RS 148-663
RS 148-304
RS 140-990
RS 140-990
Vishay S102K
SkO 0.005%
Vishay S1021:
320kO 0.005%
Vishay S102K
5kO 0.005%
RS 167-018
RS 11515-790
RS 167-018
RS 167-018
RS 149-026
RS 148-736
RS 148-736
RS 148-7315
RS 148-736
RS 148-736
RS 148-736
RS 148-017
RS 148-017
RS 148-950
RS 149-048
RS 149-026
RS 148-736
RS 148-736
RS 148-736
RS 148-7315
RS 148-736
RS 148-736
RS 148-017
RS 148-017
RS 167-074
RS 1155-769
RS 1157-074
RS 1155-7159
RS 148-15153
RS 140-990
RS 149-177
RS 167-226
RS 167-226
RS 148-859
RS 148-837
RS 337-560
RS 207-807
RS 207-807
RS 207-970
Motorola
RS 301-347
RS 301-347
RS 656-041
Maxim
Analog Devic ..
Analog Devices
FN TLC2654CN
FN TLC2654CN
+15vDRV load
-15vDRV load
/RESET pullup
+5vDIG load
LEO I-limit
CPU pullups
CPU pullup.
Primary DAC
weight
Secondary DAC
weight
U10 feedback
VOD+ gain
VOO+ gain
VOD- gain
VOO- gain
U12 Phase comp.
Low pa.. filter
Low pa.. filter
DC feedback
DC feedback
Filtar
Filter
Current l1mit
Current limit
Voltage .et
Voltage .et
Ull5Ph..e compo
Low pa.. filter
Low pa.. filter
DC feedback
DC feedback
Filtar
Filtar
Current limit
Current l1mit
Voltage divider
Voltage divfder
Voltage dfvfder
Voltage dfvfder
U22 +5v load
U19 pullup
un Int. R
Vref dfvfder
Vref dfvlder
03 bfas
Q1 gate pull-down
Setup swftches
ADC PSU
Drfve PSU
Digital/Fan PSU
Mfcroprocessor
Address Generator
Addres. Generator
Memory
Isolatad RS232
Primary DAC
Secondary DAC
U6 output
U7 output
Power Supp11e.
Power Supplie.
Power Supplfe.
Power Supplie.
CPU and ADC
CPU and ADC
CPU and ADC
Drfve 1
Drive
Drfve
Drfve
Drfve
Drive
Drfve
Drfve
Drfve
Drfve
Drfve
Drive
Drive
Drive
Drive
Drfve
Heater/Drlve2
Heata,,/Drfve2
Heatar/Drfve2
Heater/Drlve2
Heater/Drlve2
Heater/Drlve2
Heatar/Drfve2
Heater/Drlve2
Heatar/Drfve2
Heatar/Drfve2
Heater/Drlve2
Auxflfary Devfce.
Auxflfary Devfce.
Auxiliary Devfce.
Auxflfary Devfce.
Auxiliary Device.
Auxflfary Device.
Auxiliary Device.
Auxl1fary Devfce.
Auxiliary Device.
Auxflfary Device.
CPU and ADC
Auxiliary Devfce.
Power Supplfes
Power Supp lie.
Power Supplies
CPU and ADC
CPU and ADC
CPU and ADC
CPU and ADC
CPU and ADC
Drive
Drive
Drive
Drive
2 DR1PSU1
2 DR1PSU1
2 DR1PSU1
2 DR1PSU1
3 DRICPU1
3 DR1CPU1
3 DRICPU1
4 DR1DRVI
4 DR1DRVI
4 DR1DRV1
4 DR1DRV1
4 DR1DRV1
4 DR1DRV1
4 DR1DRVI
4 DRIDRVI
4 DRIDRV1
4 DR1DRV1
4 DR1DRV1
4 DRIDRVI
4 DRIDRVI
4 DR1DRV1
4 DR1DRV1
4 DR1DRV1
5 DRIDRV2
5 DR1DRV2
5 DR1DRV2
5 DR1DRV2
5 DRIDRV2
5 DR1DRV2
5 DR1DRV2
5 DR1DRV2
5 DRIDRV2
5 DR1DRV2
5 DRIDRV2
6 DR1AUX1
6 DRIAUXI
6 DR1AUX1
15 DR1AUX1
6 DR1AUX1
6 DR1AUX1
6 DR1AUXI
6 DR1AUX1
6 DR1AUX1
6 DR1AUX1
3 DR1CPU1
6 DR1AUXI
2 DR1PSU1
2 DR1PSU1
2 DR1PSU1
3 DR1CPU1
3 DR1CPUI
3 DR1CPU1
3 DR1CPU1
3 DR1CPUI
4 DR1DRV1
4 DR1DRV1
4 DR1DRV1
4 DRlDRVI
Programable Current Drive Revised: 30 November 1993 From DR1M1Q1A.CAL, Ref Part Supplier Function She.tname No. Flle.sch
180 U10 TLC2654CN FN TLC2654CN Summing amplifier Drive 4 DR1DRV1
181 UllA TLE2062ACP RS 264-765 VOD+ generator Drive 4 DR1DRV1
182 UllB TLE2062ACP (A/B Is dual pk.) VOO- generator Drive 4 DR1DRV1
183 U12 TLC2654CN FN TLC2654CN Output stage Drive 4 DR1DRV1
184 U13 OPA654M Burr Brown Power Output Drive 4 DR1DRV1
185 U14 AD1l45BG Analog Devices Heater/Drive 2 Heater/Drlve2 5 DR1DRV2
186 U15 TLC2654CN FN TLCl654CN U14 output Heater/Drivel 5 DR1DRVl
187 U16 TLCl654CN FN TLCl654CN Output stage Heater/Drivel 5 DR1DRVl
1B8 U17 OPA654M Burr Brown Power Output Heater/Drivel 5 DR1DRVl
189 U18 MAX663CPA Maxim Voltage regulator Heatar/Drivel 5 DR1DRVl
190 U19 EX03-l0 FN l21-764 Oscillator module Heatar/Drivel 5
191 UlO CD4040BCN FN CD4040CN Divider Heater/Drivel 5
19l U21 CD40106BCN FN CD40106BCN Inverter Heater/Drivel 5
193 UZZ MC74HC573 RS 643-512 Buffer Auxiliary Devices 6 DRIAUX1
194 Ul3 LM35CZ FN LM35CZ Temperature sensor Auxiliary Devices 6 DRIAUX1
195 Ul4 LM35CZ FN LM35CZ Temperature sensor Auxiliary Devices 6 DRIAUXI
196 Ul5 MAX132CNG Maxim Auxiliary ADC Auxiliary Devices 6 DR1AUX1
191 U26 MAX328CPE Maxim Analog Multiplexer Auxiliary Device. 6 DR1AUX1
198 VARI V250LA40B FN V250LA40B Varistor Power Supplies 2 DRIPSUI
199 VR1 10k Vishay 1260W Trim resistor Drive 4 DRIDRVI
10k 5"
200 VRl 10k Vishay 1260W Trim resistor Heater/Driva2 5 DRIDRV2
10k 5"
201 Xl 4.OMHz RS 65B-895 CPU crystal CPU and ADC 3 DRICPUI
l02 X2 32768Hz RS 304-447 Aux ADC crystal Auxiliary Devices 6 DR1AUXI
Present if REFx is AD586LQ
Pre.ent if REFx is LTl021BCN8
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Assembler for 6805 & 6305 family of microprocessors, ver 2.2b.
Copyright (C) Embedded Systems Ltd., 1984-1988.
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00001
00002 0000
00003 0000
00006
00007
00008
00009
00010
00011
00012
00013
00014
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
nam CurrentDrive
opt sym,list,nomex,llen=110,page=73
ttl Version 1.12 incorporating FP2.ll sful
***********************************************
* *
* Embedded control software for *
* Ultra High Precision Programable *
* Current Drive *
* *
* Written by D.C.Dyer *
* *
***********************************************
* History Record
* 1.1 Incorporating FP2.llA written by D. C. Dyer
* Floating Point Interpreter, Command decoder, and interface to
* Maxim Max132 ADC. Specifically FPlV22 and FP2VllA
* 1.4 Numerous small changes to ADC interface
* Command decoder available
* A,B,H,I,L,M
* 1.5 Added commands to write to Primary & Secondary DACs commands P,S
* 1.6 Correction of parameters account for polarity
* Reading of precision ADC with R command
* scanning precision ADC as part of interrupt routine
* 1.6A RESET of 1175 and inclusion of status field in R command
* 1.6C interrupt services ADl175 before MAX132
* 1.7 Revised routines fpbra to fpbmi; Introduced fpbc, fpbs, fpdly
* moving average sample for Precision ADC
* fpadc 10 ..17 = MAX132, '8 latest ADl175K, #S..IF mean ADl175K
* (average of last 16 readings - see ADCBL)
* Command C outputs PADC and PADCA, command D ouptuts PADCA
* 1.8 Commands to read the internal OIL switches, read/write to EEPROM
* Read precision ADC in hex, MAX132 in hex, update all OACS
* CTS made low during power-on, then in rdl high to enable
* character so be sent (if hardware hand-shake is used)
* 1.9 All commands end with Ack/Nack • YIN character CR LF
* 1.10 TU=> unprotect TP=> protect EEPROM
* If EEPROM is protected Wxxxxyy gives NACK
* 1.11 Routines which control OACs are now interrupt protected, because
* service routine padcs calls getst which clears PBO,PBl, and getr
* leaves them high. putcm also corrupts port A.
* NWRLB,NWRHB are both controlled prior to any enable of OAC
* 1.12 support for making LED on front panel blink. Initialised to
* blink-blink-on
00051 * A collection of useful macros00052 * -----------------------------
00054 dely macr00055 lda 1\0
00056 sta TOUT00057 \.0 tst TOUT Tout is decremented every 2.5 milli seconds00058 bne \.0 until zero00059 enan
00061 brst macr may be replaced by brset00062 nap nap required by EVM-0500063 fcb \0*200064 fcb \100065 \.0 fcb \2-\.0-1
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00066
00068
00069
00070
00071
00072
00073
00075
00076
00077
00079
00080
00081
00082
00083
00084
00085
00086
00087
00088
00089
00090
00091
00092
00094
00095
00096
00097
00098
00099
00100
00101
00102
00104
00105
00106
00107
00108
00110
00111
00112
00113
00114
00116
00117
00118
00119
00120
00122
00123 0008
00124 0000
00125 OOOA
00126 0020
00128
00129 0000
00130 0001
00131 0002
00132 0003
00133 0004
encin
brcl may be replaced by brclr
nap required by EVM-05
macr
nap
fcb
fcb
fcb
encin
\0*2+1
\1
\2-\.0-1\.0
mul macr define multiply instruction
fcb $42
encin
* partial product
pmul macr (arg2)= (arg2) + argO * arg1
lda \0
ldx \1
mul
add \2
sta \2
txa
adc \2-1 high part at lower address
sta \2-1
bcc \.1 allow for carry to higher byte
inc \2-2
\.1 equ *
endm
fc macr c defines one or more codes
fcb \0*16+\1
ifgt NARG-2
fcb \2
endc
ifgt NARG-3
fcb \3
endc
encin
* used when defining 'fop's for interpreter jump table
fopdef macr
f\O equ (*-foptab)/2
fdb fp\O
encin
* used when defining function group for interpreter jump table
fundef macr
f\O equ (*-funtab)/2
fdb fp\O
encin
* used when defining branch group interpreter jump table
fbrdef macr
f\O equ (*-fbrtab)/2
fdb fp\O
-encin
* constants
BS equ $08 Back Space
CR equ $00 Carriage return
LF equ $OA Line Feed
SP equ $20 Space
* Port Addresses
PA equ 0 Port A Data Register - I/O
PB equ 1 Port B Data Register - I/O
PC equ 2 Port C Data Register - I/O
PO equ 3 Port D input register
DORA equ 4 Data Direction Register for port A
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00134 0005 DDRB equ 5 Data Direction Register for port B
00135 0006 DDRC equ 6 Data Direction Register for port C
00136 0007 DDRD equ 7 Data Direction Register for port C on MC68HC05C9
00137 OOOA SPCR equ $A Serial Peripheral Control Register
00138 OOOB SPSR equ $B Serial Peripheral Status Register
00139 DODC SPDAT equ $C Serial Peripheral DATa register
00140 0000 SCBRR equ $0 Serial Communications Baud Rate Generator
00141 OOOE SCCR1 equ $E Serial Communications Control Register 1
00142 OOOF SCCR2 equ $F Serial Communications Control Register 2
00143 0010 SCSR equ $10 Serial Communications Status Register
00144 0011 SCDAT equ $11 Serial Communications DATa register
00145 0012 TCR equ $12 Timer Control Register
00146 0013 TSR equ $13 Timer Status Register
00147 0014 ICHR equ $14 Input Capture High Register
00148 0015 IClR equ $15 Input Capture low Register
00149 0016 OCHR equ $16 Output Compare High Register
00150 0017 OClR equ $17 Output Compare low Register
00151 0018 CHR equ $18 Counter High Register
00152 0019 ClR equ $19 Counter low Register
00153 OOlA ACHR equ $lA Alternate Counter High Register
00154 OOlB AClR equ $1B Alternate Counter low Register
00155 ODIC PR equ $lC Program Register
00156 0010 COPR equ $10 COP reset register
00157 ODIE COPC equ $lE COP control register
00158 1FDF opn equ $lFDF option register
00159 3FDF OPT2 equ $3FDF option register in 705C9 (Emulator)
00161 OOAO EEPPA equ $AO include physical device address of EEPROM
00163 * Bit Assignments00164 * Timer Control Register - TCR - See P4-900165 0007 ICIE equ 7 Input Capture Interrupt Enable
00166 0006 OCIE equ 6 Output Compare Interrupt Enable
00167 0005 TOlE equ 5 Timer Overflow Interrupt Enable
00168 0001 IEDG equ 1 Input EDGe
00169 0000 OlVl equ 0 Output leVel
00171 * Timer Status Register - TSR - See p4-1000172 0007 ICF equ 7 Input Capture Flag
00173 0006 OCF equ 6 Output Compare Flag
00174 0005 TOF equ 5 Timer Overflow Flag
00176 * Serial Communications Control Register 1 - SCCR1 - See p5-500177 0007 R8 equ 7 Receive bit 18
00178 0006 T8 equ 6 Transmit bit 18
00179 0004 M equ 4 Mode bit (0->8 bits, 1=>9)
00180 0003 WAKE equ 3 Wake-up enable - See 5-7
00182 * Serial Communications Control Register 2 - SCCR2 - See ps-700183 0007 TIE equ 7 Transmit Interrupt Enable
00184 0006 TCIE equ 6 Transmission Complete Interrupt Enable
00185 0005 RIE equ 5 Receive Interrupt Enable
00186 0004 IUE equ 4 Idle line Interrupt Enable
00187 0003 TE equ 3 Transmit Enable
00188 0002 RE equ 2 Receive Enable
00189 0001 RWU equ 1 Receiver Wake-Up
00190 0000 SBK equ 0 Send BreaK
00192 * Serial Communications Status Register - SCSR - See ps-900193 0007 TORE equ 7 Transmit ata Register Empty
00194 0006 TC equ 6 Transmission Complete
00195 0005 RDRF equ 5 Receive Data Register Full
00196 0004 IDLE equ 4 Idle detect bit
00197 0003 OR equ 3 Overrun error
00198 0002 NF equ 2 Noise Flag
00199 0001 FE equ 1 Framing Error
00201 * Serial Communications Baud Rate Register - SCBRR - See pS-ID
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00202 0005 SCP1 equ 5 Serial Communications Prescaler
00203 0004 SCPO equ 4 Divide by 1(00),3(01),4(10),13(11)
00204 0002 SCR2 equ 2 Divide by 2**(SCR2,l,O)
00205 0001 SCR1 equ 1 i.e. SCR2=l,SCRO=O,SRCO=1 =>
00206 0000 SCRO equ 0 divide by 2**5 = 32
00208 * Serial Peripheral Control Register - SPCR - See p6-7
00209 0007 SPIE equ 7 Serial Peripheral Interrupt Enable
00210 0006 SPE equ 6 Serial Peripheral output E~ab1e
00211 0004 MSTR equ 4 MaSTeR bit
00212 0003 CPOL equ 3 Clock Polarity
00213 0002 CPHA equ 2 Clock Phase
00214 0001 SPR1 equ 1 Serial Peripheral Rate Select
00215 0000 SPRO equ 0 Divide by 2(00),4(01),16(10),32(11)
00217 * Serial Peripheral Status Register - SPSR - See p6-8
00218 0007 SPIF equ 7 Serial PerIpheral Flag
00219 0006 WCOL equ 6 Write COllision
00220 0004 MODF equ 4 MODe Fault flag
00222 * Option Register
00223 0001 IRQ equ 1 0..> -edge, l=>-edge and level
00224 0003 SEC equ 3 Security bit 1=> boot10ader disabled
00225 0006 RAM1 equ 6 96 bytes of ram at $100
00226 0007 RAMO equ 7 32 bytes of ram at $20
00228 * Program Register
00229 0006 CPEN equ 6 Charge Pump ENable
00230 0003 ERASE equ 3 Clock Polarity
00231 0002 LATA equ 2 LATch array A
00232 0001 LATB equ 1 LATch Array B
00233 0000 EEPGM equ 0 Electrically Erase/PRograM
00235 * Port A
00236 * Bidirectional Data Bus
00238 * Port B
00239 * All bits are outputs
00240 0000 NWRLB equ 0 Not WRite Low Byte / Aa
00241 0000 Aa equ NWRLB
00242 0001 NWRHB equ 1 Not WRite High Byte / A1
00243 0001 A1 equ NWRHB
00244 0002 NRD equ 2 Not Read
00245 0003 NWR equ 3 Not Write
00246 0004 NLDAC equ 4 Not LoaD AdC
00247 0005 RESET equ 5 Reset AD1l75 - ADCl 22 bit ADC
00248 0006 FREQ equ 6 SO/60Hz frequency select of ADCl
00249 0007 RTS equ 7 RS232 output
00251 * Port C
00252 * All bits are outputs
00253 0000 PCO equ 0 Not used
00254 0001 NSIS equ 1 Not Switch Input Select - U22
00255 0002 N1175 equ 2 Not select for ADl175 - ADC1
00256 0003 N1145H equ 3 Not ADl145 Heater select - U14
00257 0004 N1145S equ 4 Not ADl145 Secondary select - U7
00258 0005 N1145P equ 5 Not ADl145 Primary select - U6
00259 0006 N132 equ 6 Not MAX132 select - U25
00260 0007 NEEP equ 7 Not EEPROM select - U4
00262 * Port 0
00263 * Directions implicit by function on MC68HC705C8
00264 * Emulator using 'C9 part needs data direction register set up
00265 * see cfigtb
00266 0000 RX equ 0 RS232 input
00267 0001 TX equ 1 RS232 output
00268 0002 MISO equ 2 Master In Slave Out from MAX132
00269 0003 MOSI equ 3 Master Out Slave In to MAX132
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00270 0004 SClK equ 4 Serial clock to MAX132
00271 0005 NSS equ 5 Not Slave Select, tied to +5v
00272 0006 PD6 equ 6 Does not exist
00273 0007 CTS equ 7 RS232 input
00274 0050 zrams equ $50 Start of RAM
00275 OOFF zrame equ $FF End of RAM
00276 0030 zramO equ $30 Start of extra RAM block - OPTION reg bit #7
00277 0100 zram1 equ $100 Start of extra RAM block - OPtion reg bit #6
00280 0200 zroms equ $0200 Start of (EEP)rom area
00281 10FF zrome equ $10FF End of (EEP)rom area
00282 1FF4 zvect equ $lFF4 Start of VECTor table
00285 * vector table00286 * ------------00287 1FF4 org zvect
00288 1FF4 0203 spi fdb spis Serial Peripheral Interface
00289 1FF6 0205 sci fdb scis Serial Communications Interface
00290 1FF8 0062 tim fdb tims TIMer Service routine
00291 1FFA 0207 irq fdb irqs external Interrupt ReQuest
00292 1FFC 0209 swi fdb swis Software Interrupt
00293 1FFE 0200 reset fdb start Start-up routine
00295 * option register
00296 * ---------------00297 1FOF org OPT! force no security bit by default in 'C8
00298 1FDF 02 fcb $02
00299 3FDF org OPT2 force no security bit by default in 'C9
00300 3FOF 02 fcb $02
00302 * Ram locations00303 * -------------
00305 * Floating point numbers use a 3 byte·manti ssa and a 1 byte exponent.
00306 * The mantissa is normalised so that the left most bit is 1 and this
00307 * is then replace by the sign. The exponent is biased by $80, and zero
00308 * is represented by an exponent of $00. If the exponent is $00 the
00309 * mantissa bits are undefined.
00311 0030 org zramO Floating point variables FPO ..FP7 fit here
00312 0030 fpram equ * start of variables00313 0030 FPO rmb 4 temporary result
00315 0034 FP1 equ *00316 0034 FP1EX RMB 1 FP1 Exponent
00317 0035 FPIHB RMB 1 FP1 Highest Significant Byte
00318 0036 FP1MB RMB 1 FPl Middle Significant Byte
00319 0037 FPllB RMB 1 FPl least Significant Byte
00321 0038 FP2 equ *00322 0038 FP2EX RMB 1 FP2 Exponent
00323 0039 FP2HB RMB 1 FP2 Highest Significant Byte
00324 003A FP2MB RMB 1 FP2 Middle Significant Byte
00325 003B FP2lB RMB 1 FP2 least Significant Byte
00327 003C FP3 RMB 4 additional floating point variables
00328 0040 FP4 RMB 4
00329 0044 FP5 RMB 4
00330 0048 FP6 RMB 4
00331 004C FP7 RMB 4
00333 0050 org zrams define use of RAM locations
00335 0050 FCNTO RMB counters accessed by user not fp package
00336 0051 FCNT! RMB
00337 0052 FCNT2 RMB
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00338 0053 FCNT3 RMB 1
00339 0054 FCNT4 RMB 1
00340 0055 FCNT5 RMB 1
00341 0056 FCNT6 RMB 1
00342 0057 FCNT7 RMB 1
00344 0058 DMAL RMB 1 Decimal conversion including FPT5-FPTO
00345 0059 FPT5 RMB 1 Temp area for product or quotient
00346 005A FPT4 RMB 1 needs to be twice as long as mantissa
00347 005B FPT3 RMB 1
00348 oose FPT2 RHB 1
00349 005D FPTl RHB 1
00350 005E FPTO RMB 1
00352 005F FP1GB RMB 1 FP1 Guard Byte
00353 0060 FPEXE nnb 1 exponent extension
00354 0061 FPEXOF nnb 1 exponent offset used in square root function
00355 0062 FPCNTl nnb 1 counter within package
00356 0063 FP1SGN nnb 1 sign of fp1
00357 0064 FP2SGN nnb 1 sign of fp2
00358 0065 FPRSGN nnb 1 sign of result
00360 0066 FPERR RMB 1 error code
00361 0001 over equ 1
00362 0002 divzer equ 2
00363 0003 fixerr equ 3
00365 0067 FLAGS nnb 1 flags to control interpreter operation
00366 0000 flexit equ 0 set to exit interpreter
00367 0001 flnoex equ 1 set for no execution of low nibble
00370 0068 FCODE RHB 1 function code for/from interpreter
00371 0069 SHODC RMB 7 self modifiable code see 'cfigtb'
00372 * lda $1111
00373 * rts
00374 * jmp $1111
00377 * All variables are modified by timer interrupt service routine except
*
00378 0018 ADCLEN equ 8*3
00379 0070 ADCR nnb ADCLEN space for all ADC readings
00380 0088 ADCC nnb ADCLEN space for copy of ADC readings
00381 OOAO ADCS nnb 4 sum for moving average
00382 00A4 ADCBP nnb 1 ADC Buffer Pointer
00383 00A5 ADCH nnb 1
00384 00A6 ADCM nnb 1
00385 00A7 ADCL nnb 1
00386 00A8 SPIT nnb 1 store of last byte sent out via SPI
00387 00A9 TOUT nnb 1 decremented at time out rate until zero
00388 OOAA TOVF nnb 1 decremented at overflow rate until zero
00389 OOAB STATE nnb 1 state counter for ADC control
00390 OOAC CHAN nnb 1 channel counter for ADC multiplexer
00391 OOAD SAMCNT nnb 1 SAMple CouNT. 8=> complete list of readings
00392 * Next two declarations must be adjacent
00393 OOAE PADCR nnb 3 Precision ADC readings (first byte is ms)
00394 00B1 PADCST nnb 1 Precision ADC status
00396 00B2 PADCC nnb 4 Precision ADC copy of readings incl. STATUS
00397 00B6 PADCA nnb 3 Precision ADC Average (first byte is ms )
00399 00B9 MODE nnb 1 HODE flags
00400 * allocation of bits in MODE byte
00401 0000 QUIET equ 0 l->ADC sampling starts with fsyn -> quiet RS232
00402 0001 NEXT equ 1 1=> wait for next conversion of Precision ADC
00403 0007 ACK equ 7 ACKnowledge byte for all commands.
00405 OOBA TEMPX nnb temp locations
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00406 OOBB TEMPA rmb
00407 OOBC BP rmb Buffer Pointer for command buffer
00409 OOBo PARAM rmb 1 parameter(s) for commands
00410 OOBE PARH rmb 1 high byte of parameter
00411 OOBF PARl rmb 1 low byte of parameter
00413 OOCO BlSTAT rmb 1 Blink STATe
00414 00C1 BlCNT rmb 1 Blink interval counter
00415 00C2 BUVl rmb 1 Blink InterVal n * 0.131s
00417 0100 org zram1 auxilliary ram
00418 0028 CMolEN equ 40
00419 0100 CMoBUF rmb CMolEN
00421 * buffer for moving average window
00422 0030 AoCBl equ 16*3 number of bytes in buffer
00423 0004 AoCBo equ 4 number of bits to shift
00424 0128 AoCB rmb AoCBl Precision ADC buffer
00427 * start of main code
00428 * ------------------
00429 0200 org zroms
00430 0200 CC 020B start jmp main
00432 * null routines
00433 0203 20 FE 0203 spis bra spis Serial Peripheral Interface
00434 0205 20 FE 0205 scis bra scis Serial Communications Interface
00435 0207 20 FE 0207 irqs bra irqs external Interrupt ReQuest
00436 0209 20 FE 0209 swis bra swis Software Interrupt
00438 020B 9C main rsp reset stack painter
00439 020C 9B sei disable interrupts
00440 0200 CD OCFE jsr cfig set up ports and all special locations
00441 0210 9A cli
00443 * make power on lED flash
00444 0211 90 nap changed to se; during development/testing
00445 0212 lA 01 bset RESET,PB reset Aol175 precision ADC
00446 0214 90 nap
00447 0215 90 nap
00448 0216 90 nap
00449 0217 1B 01 bclr RESET,PB
00450 0219 CD 0231 main1 jsr rdl read a line
00451 021C IF B9 bclr ACK,MODE anticipate not acknowledged
00452 021E CD 026A jsr cmd CoMmand Decode and execute
00453 0221 A6 4E lda I'N anticipate not acknowledged
00454 0223 brcl ACK,MOoE,main2 anticipate not acknowledged
00455 0227 A6 59 lda I'Y
00456 0229 CD OFA7 main2 jsr zputw 'Y' or 'N' then CR IF
00457 022C CD OF8B jsr crlf end of command
00458 022F 20 E8 0219 bra main1
00460 * read command line into buffer
00461 0231 IF 01 rdl bclr RTS,PB allow characters to arrive
00462 0233 SF clrx point to start of buffer
00463 0234 CD OF9B rdll jsr zgetw get character
00464 0237 A4 7F and I$7F strip msb
00465 0239 Al 08 cmp IBS is it a back space?
00466 023B 26 13 0250 bne rd12 no => contine as before
00467 0230 50 tstx if there have been no characters then ignore
00468 023E 27 F4 0234 beq rdll
00469 0240 CD OFA7 jsr zputw echo a backspace
00470 0243 A6 20 lda ISP over-write character
00471 0245 CD OFA7 jsr zputw
00472 0248 A6 08 lda IBS
00473 024A CD OFA7 jsr zputw
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00474 0240 SA decx remove entry00475 024E 20 E4 0234 bra rdll and try again00476 0250 CO OFA7 rd12 jsr zputw echo00477 0253 Al OD cmp ICR test for carriage return00478 0255 26 06 0250 bne rd1300479 0257 A6 OA 1da ILF00480 0259 CD OFA7 jsr zputw and send line feed00481 025C 4F c1ra put null code at end of buffer00482 0250 07 0100 rd13 sta CMOBUF,x00483 0260 27 07 0269 beq rd1z00484 0262 A3 27 cpx ICMDLEN-l00485 0264 27 CE 0234 beq rdll00486 0266 5C incx00487 0267 20 CB 0234 bra rdll00488 0269 81 rd1z rts
00490 * command decode00491 026A 3F BC cmd c1r BP clear buffer pOinter00492 026C CD 02BD jsr ibnc get next character from input buffer00493 026F Al 41 cmp I'A00494 0271 25 14 0287 blo cmdz less than 'A'00495 0273 Al SA cmp I'Z00496 0275 22 10 0287 bhi cmdz greater than 'z'00497 0277 AO 41 sub I'A00498 0279 48 1sla form word offset00499 027A 97 tax00500 027B 06 0288 1da cmdtb,x get jump address00501 027E B7 6E sta SMODC+5 into self modifying code00502 0280 06 0289 lda cmdtb+l,x00503 0283 B7 6F sta SMODC+600504 0285 BC 60 jmp SMODC+4 execute00505 0287 81 cmdz rts
00508 * a list of command from A ..Z00509 0288 0330 cmdtb fdb cmdA A - synchronises ADC then outputs 8 numbers00510 028A 035F fdb cmdB B - repeated cmdA00511 028C 0367 fdb cmdC C - repeatedly outputs PADC, averaged PADC00512 028E 0388 fdb cmdD o - repeatedly outputs averaged PADC00513 0290 02BC fdb nul E00514 0292 02BC fdb nul F00515 0294 02BC fdb nul G00516 0296 030A fdb cmdH H - Prepare Heater DAC00517 0298 03A7 fdb cmdI I - Output a ramp to Heater DAC00518 029A 02BC fdb nul J00519 029C 02BC fdb nul K00520 029E 0404 fdb cmdL L - Load all OACs - pulses -LOAC line00521 02AO 0410 fdb cmdM M - set MODE byte00522 02A2 02BC fdb nul N00523 02A4 02BC fdb nul 000524 02A6 041A fdb cmdP P - Prepare Primary OAC00525 02A8 0461 fdb cmdQ Q - Read precision ADC 20 times00526 02AA 0471 fdb cmdR R - Read precision ADC as 6+2 hex characters00527 02AC 0495 fdb cmdS S - Prepare Secondary OAC00528 02AE 04C2 fdb cmdT T - Enable/Disable software protection of EEPROM00529 02BO 057B fdb cmdU U - Read OIL switches as hex pair00530 02B2 05C3 fdb cmdV V - Read bytes from EEPROM00531 02B4 05EA fdb cmdW W - Write a byte to EEPROM00532 02B6 0615 fdb cmdX X - Read moving average of recision ADC in Hex00533 02B8 063B fdb cmdY Y - Read all MAX132 channels in hex00534 028A 064C fdb cmdZ Z - Set some/all OACs
00536 * nothing to do00537 02BC 81 nul rts
00539 * get next character from input buffer - x points to character just read00540 * characters are folded to upper case00541 * z=1 if end of buffer
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00542 02Bo BE BC ibnc ldx BP get buffer pointer
00543 02BF 06 0100 lda CMoBUF,x
00544 02C2 9B clc anticipate end of buffer
00545 02C3 27 09 02CE beq ibncz
00546 02C5 3C BC inc BP
00547 02C7 A1 60 cmp '$60 test for lower case
0054B 02C9 25 02 02CO blo ibnc1
00549 02CB AO 20 sub '$20 move to upper case
00550 02CO 99 ibnc1 sec flag valid character by cy=l
00551 02CE 81 ibncz rts
00553 * get parameter
00554 * treat characters as hexadecimal and pack into a byte
00555 02CF 3F BD getpa clr PARAM
00556 0201 AD EA 02Bo bsr ibnc get next character
00557 0203 24 1B 02FO bcc getpaz exit with cy=O if end of buffer
00558 0205 AD 1C 02F3 bsr chtb convert ascii hex to binary
00559 0207 24 17 02FO bec getpaz not HEX
00560 0209 B7 BD sta PARAM
00561 020B AD EO 02Bo bsr ibnc get next character
00562 0200 24 11 02FO bcc getpaz exit with cy=O if end of buffer
00563 020F AD 12 02F3 bsr chtb convert ascii hex to binary
00564 02E1 24 OD 02FO bcc getpaz not HEX
00565 02E3 38 BD 1sl PARAM move to ms nibble
00566 02E5 38 BD 1sl PARAM
00567 02E7 38 BD 1s1 PARAM
00568 02E9 38 BD 1s1 PARAM
00569 02EB BB BD add PARAM
00570 02Eo B7 BD sta PARAM
00571 02EF 99 sec flag as valid by cy=l
00572 02FO B6 BD getpaz lda PARAM
00573 02F2 81 rts
00575 * convert ascii hex character into b!nary
00576 * s-l if ok otherwise 0
00577 02F3 Al 30 chtb cmp "000578 02F5 25 15 030C blo chtby below '0', and cannot be converted
00579 02F7 Al 39 cmp "9
00580 02F9 22 04 02FF bhi chtb1
00581 02FB AO 30 sub "0 now in binary
00582 02Fo 20 OA 0309 bra chtbx
00583 02FF Al 41 chtb1 cmp "A
00584 0301 25 09 030C blo chtby below 'A', and cannot be converted
00585 0303 A1 46 cmp ,'F
00586 0305 22 05 030C bhi chtby above 'F', and cannot be converted
00587 0307 AO 37 sub ,'A-10
00588 0309 99 chtbx sec indicated conversion ok
00589 030A 20 01 0300 bra chtbz
00590 030C 98 chtby clc indicates no conversion
00591 0300 81 chtbz rts
00593 * convert high and low nibbles to ASCII and send
00594 030E B7 BB casb sta TEMPA
00595 0310 BF BA stx TEMPX
00596 0312 AD OD 0321 bsr cash
00597 0314 B6 BB lda TEMPA
00598 0316 48 asla
00599 0317 48 asla
00600 0318 48 asla
00601 0319 48 asla
00602 031A AD 05 0321 bsr cash
00603 031C B6 BB lda TEMPA
00604 031E BE BA ldx TEMPX
00605 0320 81 rts
00607 * convert and send high nibble
00608 0321 44 cash lsra
00609 0322 44 lsra
- 146 - Annex 3 : Embedded software
Currentorive Page 10, 10:21 27 Jan 1994 Version 1.12 incorporating FP2.11
00610 0323 44 lsra
00611 0324 44 lsra
00612 0325 97 tax
00613 0326 06 0320 lda cashtb,x
00614 0329 CO OFA7 jsr zputw
00615 032C 81 rts
00616 0320 cashtb fcc "0123456789A8CoEF"
00618 0330 AE 03 cmdA ldx #cAtb/256 pointer high
00619 033F A6 47 lda IcAtb%256 pointer low
00620 0341 CD 0680 jsr fintp interpret
00621 0344 IE 89 bset ACK,MOoE acknowledge
00622 0346 81 rts
00624 0347 cAtb fc fent,1,10
00625 0349 eAtbl fe fbr,fsyn
00626 034A fe fade,O
00627 0348 fe ffun,fout
00628 034C fe fade, I
00629 0340 fe ffun,fout
00630 034E fe fade,2
00631 034F fc ffun,fout
00632 0350 fe fade,3
00633 0351 fe ffun,fout
00634 0352 fe fade,4
00635 0353 fe ffun,fout
00636 0354 fe fade,S
00637 0355 fe ffun,fout
00638 0356 fe fade,6
00639 0357 fc ffun,fout
00640 0358 fe fade,7
00641 0359 fe ffun,fout
00642 035A fe ffun,ferlf
00643 0358 fe fent,8+1,eAtb1-*-1
00644 0350 fe ffun,ferlf
00645 035E fe fbr,fexit
00647 * repeated emdA
00648 035F AD DC 0330 emd8 bsr cmdA
00649 0361 CD OF93 jsr zget
00650 0364 24 F9 035F bee cmd8
00651 0366 81 rts
00654 * outputs current reading from Precision ADC and Averaged reading from
00655 * precision ADC
00656 0367 AD 08 0371 cmdC bsr emdC1
00657 0369 CD OF93 jsr zget
00658 036C 24 F9 0367 bce cmdC
00659 036E IE 89 bset ACK,MOOE acknowledge
00660 0370 81 rts
00662 0371 AE 03 cmdC1 ldx #eCltb/256 painter high
00663 0373 A6 79 lda #eC1tb%256 pointer low
00664 0375 CD 0680 jsr fintp interpret
00665 0378 81 rts
00667 0379 cC1tb fc fent,1,10
00668 0378 cC1tbl fc fent,2,4
00669 0370 cC1tb2 fe fadc,8
00670 037E fe ffun,fout
00671 037F fc fade,9
00672 0380 fc ffun,fout
00673 0381 fe fent,8+2,cC1tb2-*-1
00674 0383 fe ffun,fcrlf
00675 0384 fc fcnt,8+1,cC1tb1-*-1
00676 0386 fc ffun,fcrlf
00677 0387 fc fbr,fexit
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00680 0388 AD 08 0392 cmdo bsr cmd01
00681 038A CO OF93 jsr zget
00682 0380 24 F9 0388 bcc cmdo
00683 038F IE B9 bset ACK,MOoE acknowledge
00684 0391 81 rts
00686 0392 AE 03 cmd01 ldx Icoltb/256 pointer high
00687 0394 A6 9A lda Ic01tb%256 pointer low
00688 0396 CO o6Bo jsr flntp Interpret
00689 0399 81 rts
00691 039A c01tb fc fcnt,l,lO
00692 039C cOltbl fc fcnt,2,8
00693 039E cOltb2 fc fadc,9
00694 039F fc ffun,fout
00695 03AO fc fcnt,8+2,cOltb2-*-1
00696 03A2 fc ffun,fcrlf
00697 03A3 fc fcnt,8+l,cOltbl-*-1
00698 03A5 fc ffun,fcrlf
00699 03A6 fc fbr,fexit
00702 * test Heater OAC by outputting a RAMP
00703 03A7 3F SE cmdI clr FPTO
00704 03A9 3F 50 clr FPTl
00705 03AB CD 02CF jsr getpa get high byte
00706 03AE 24 29 0309 bcc cmdlz Ignore if absent
00707 03BO B7 5B sta FPT3
00708 03B2 CD 02CF jsr getpa get high byte
00709 03B5 24 22 0309 bcc cmdlz ignore if absent
00710 03B7 B7 5C sta FPT2
00711 03B9 B6 50 cmdIl lda FPTl get and output high part
00712 03BB CD 03EA jsr cmdHh
00713 03BE B6 SE lda FPTO get and output .low part
00714 03CO CD 03F7 jsr cmdHl
00715 03C3 CD 0409 jsr cmdLs pulse -LOAC line
00716 03C6 B6 SE lda FPTO
00717 03C8 BB 5C add FPT2
00718 03CA B7 SE sta FPTO
00719 03CC B6 50 lda FPTl
00720 03CE B9 5B adc FPT3
00721 0300 B7 50 sta FPTl
00722 0302 CD OF93 cmdI2 jsr zget cont Inue unt il a character has arrived
00723 0305 24 E2 03B9 bcc cmdIl
00724 0307 IE 89 bset ACK,MOOE acknowledge
00725 0309 81 cmdlz rts
00727 * write to Heater OAC buffer
00728 030A CD 0420 cmdH jsr getpw get word parameter
00729 0300 24 OA 03E9 bcc cmdHz part is missing
00730 030F B6 BE lda PARH output high part
00731 03El AD 07 03EA bsr cmdHh
00732 03E3 B6 BF lda PARL
00733 03E5 AD 10 03F7 bsr cmdHl
00734 03E7 IE B9 bset ACK,MOOE acknowledge
00735 03E9 81 cmdHz rts
00737 03EA 9B cmdHh sei protect sequence
00738 03E8 B7 00 sta PA output high byte to heater OAC
00739 03EO 13 01 bclr NWRHB,PB select high byte
00740 03EF 10 01 bset NWRLB,PB but not low byte
00741 03Fl 17 02 bclr N1l45H,PC
00742 03F3 16 02 bset N1l45H,PC
00743 03F5 9A cli allow interrupts again
00744 03F6 81 rts
00746 03F7 9B cmdHl sei protect sequence
00747 03F8 B7 00 sta PA output low byte to heater OAC
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00748 03FA 11 01 bclr NWRLB,PB select low byte
00749 03FC 12 01 bset NWRHB,PB but not high byte
00750 03FE 17 02 bclr N1145H,PC
00751 0400 16 02 bset N1145H,PC
00752 0402 9A cli allow interrupts again
00753 0403 81 rts
00755 * pulse LDAC line low and acknowledge
00756 0404 AD 03 0409 cmdL bsr cmdLs
00757 0406 lE B9 bset ACK,MODE acknowledge
00758 0408 81 rts
00760 * pulse LDAC line low
00761 0409 9B cmdLs sei protect sequence
00762 040A 19 01 bclr NLDAC,PB load all DAC's from internal latches
00763 040C 18 01 bset NLDAC,PB
00764 040E 9A cli allow interrupts again
00765 040F 81 rts
00767
00768 0410 CD 02CF
00769 0413 24 04
00770 0415 B7 B9
00771 0417 lE B9
00772 0419 81
* set MODE to first parameter
cmdM jsr getpa get parameter
0419 bcc cmdMz ignore if absent
sta MODE
bset ACK,MODE acknowledge
cmdMz rts
00774 * write to Primary DAC buffer 2's complement of input parameters
00775 041A CD 0420 cmdP jsr getpw get word parameter
00776 0410 24 OD 042C bcc cmdPz part is missing
00777 041F CD 043C jsr paneg
00778 0422 B6 BE lda PARH output high part
00779 0424 AD 21 0447 bsr cmdPh
00780 0426 B6 BF lda PARL
00781 0428 AD 2A 0454 bsr cmdPl
00782 042A lE B9 bset ACK,MODE acknowledge
00783 042C 81 cmdPz rts
00785 * get two bytes as a word parameter into PARH:PARL
00786 * return with carry clear if characters are absent or invalid
00787 0420 CD 02CF getpw jsr getpa get high byte
00788 0430 24 09 043B bcc getpwz ignore if absent
00789 0432 B7 BE sta PARH
00790 0434 CD 02CF jsr getpa get high byte
00791 0437 24 02 043B bcc getpwz ignore if absent
00792 0439 B7 BF sta PARL
00793 043B 81 getpwz rts
00795 * parameter PARH:PARL negate
00796 043C 4F paneg clra
00797 0430 BO BF sub PARL
00798 043F B7 BF sta PARL
00799 0441 4F clra
00800 0442 B2 BE sbc PARH
00801 0444 B7 BE sta PARH
00802 0446 81 rts
00804 0447 9B cmdPh sei protect sequence00805 0448 B7 00 sta PA output high byte to Primary OAC
00806 044A 13 01 bclr NWRHB,PB select high byte
00807 044C 10 01 bset NWRLB,PB but not low byte
OOB08 044E 1B 02 bclr N1145P,PC00809 0450 lA 02 bset N1145P,PC
00810 0452 9A cli allow interrupts again008U 0453 81 rts
00813 0454 9B cmdPl sei protect sequence00814 0455 B7 00 sta PA output low byte to Primary DAC00815 0457 U 01 bclr NWRLB,PB select low byte
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00816 0459 12 01 bset NWRH8,PB but not high byte
00817 045B 1B 02 bclr N1l45P ,PC
00818 0450 lA 02 bset N1l45P ,PC
00819 045F 9A cli allow interrupts again
00820 0460 81 rts
00822 * Read precision ADC 20 times
00823 0461 3F 5E cmdQ clr FPTO counter
00824 0463 AD OC 0471 cmdQ1 bsr cmdR do reading
00825 0465 CD OF8B jsr crlf
00826 0468 3C 5E inc FPTO
00827 046A B6 5E lda FPTO
00828 046C A1 14 cmp '20
00829 046E 26 F3 0463 bne cmdQ1
00830 0470 81 rts
00832 * Read precision ADC as 6+2 hex characters
00833 0471 cmdR brcl NEXT,MODE,cmdR2
00834 0475 cmdR1 brst O,PADCST,cmdR1
00835 0479 9B cmdR2 sei protect transfer
00836 047A 5F clrx
00837 047B E6 AE cmdR3 lda PADCR,x copy data and status
00838 0470 E7 B2 sta PADCC,x
00839 047F 5C incx
00840 0480 A3 04 cpx '4
00841 0482 26 F7 047B bne cmdR3
00842 0484 10 B1 bset O,PADCST set lsb to indicate data has been read
00843 0486 9A cli
00844 0487 5F clrx
00845 0488 E6 B2 cmdR4 lda PADCC,x output from high byte to low byte
00846 048A CD 030E jsr casb
00847 0480 5C incx
00848 048E A3 04 cpx '4
00849 0490 26 F6 0488 bne cmdR4
00850 0492 lE B9 bset ACK,MOOE acknowledge
00851 0494 81 rts
00853 * write to Secondary OAC buffer 2's complement of input parameters
00854 0495 CO 0420 cmdS jsr getpw get word parameter
00855 0498 24 OD 04A7 bcc cmdSz part is mi ssing
00856 049A CD 043C jsr paneg
00857 0490 B6 BE lda PARH output high part
00858 049F AD 07 04A8 bsr cmdSh
00859 04A1 B6 BF lda PARL
00860 04A3 AD 10 04B5 bsr cmdSl
00861 04A5 IE B9 bset ACK,MOOE acknowledge
00862 04A7 81 cmdSz rts
00864 04A8 9B cmdSh sei protect sequence
00865 04A9 B7 00 sta PA output high byte to Secondary OAC
00866 04AB 13 01 bclr NWRHB,PB select high byte
00867 04AO 10 01 bset NWRLB,PB but not low byte
00868 04AF 19 02 bclr N1l45S,PC
00869 04B1 18 02 bset N1l45S,PC
00870 04B3 9A cli allow interrupts again
00871 04B4 81 rts
00873 04B5 9B cmdSl sei protect sequence
00874 04B6 B7 00 sta PA output low byte to Secondary OAC
00875 04B8 11 01 bclr NWRLB,PB select low byte
00876 04BA 12 01 bset NWRHB,PB but not high byte
00877 04BC 19 02 bclr N1145S,PC
00878 04BE 18 02 bset N1145S,PC
00879 04CO 9A cli allow interrupts again
00880 04Cl 81 rts
00882 * if parameter='P' then protect
00883 * if parameter='U' then unprotect
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00884 * any other parameter is invalid
00885 04C2 CO 02BO cmdT jsr ibnc
00886 04C5 24 29 04FO bcc cmdTz no parameter
00887 04C7 AlSO cmp H'P
00888 04C9 27 09 0404 beq cmdTl
00889 04CB Al 55 cmp #'U unprotect
00890 04CD 26 21 04FO bne cmdTz
00891 04CF CD 04F1 jsr unp
00892 0402 20 lA 04EE bra cmdT2
00893 0404 cmdTl dely 1
00894 04DC 9B sei should be OK for approx Ims but protect anyway
00895 0400 A6 7F lda #$7F address to read then write
00896 04DF B7 BE sta PARH
00897 04E1 A6 FF lda #$FF
00898 04E3 B7 BF sta PARl
00899 04E5 CD 058F jsr eepr
00900 04E8 B7 BD sta PARAM PARAM=contents of ($7FFF)
00901 04EA 9A cli
00902 04EB CD 0527 jsr prot
00903 04EE IE B9 cmdT2 bset ACK,MODE
00904 04FO 81 cmdTz rts
00906 * issue obscure control sequence to remove protection from EEPROM
00907 04F1 unp dely 1
00908 04F9 9B sei should be OK for approx 1ms but protect anyway
00909 04FA SF clrx work through table
00910 04FB 06 0569 unp1 lda cmdTb2,x
00911 04FE CD 0057 jsr spiol
00912 0501 5C incx
00913 0502 06 0569 lda cmdTb2,x
00914 0505 CD 0057 jsr spioi
00915 0508 5C incx
00916 0509 06 0569 lda cmdTb2,x get data
00917 050C B7 00 sta PA onto bus
00918 050E 14 01 bset NRD,PB set up contrcl vl tnes
00919 0510 17 01 bclr NWR,PB
00920 0512 IF 02 bclr NEEP,PC and enable
00921 0514 IE 02 bset NEEP,PC
00922 0516 16 01 bset NWR,PB
00923 0518 5C incx
00924 0519 Al 20 cmp #$20
00925 051B 26 DE 04FB bne unpl
00926 0510 9A cli
00927 051E dely 4
00928 0526 81 rts
00930 * issue obscure control sequence to create protection for EEPROM
00931 0527 prot dely 1
00932 052F 9B sei should be OK for approx Ims but protect anyway
00933 0530 SF clrx work through table
00934 0531 06 0560 prott lda cmdTbl,x
00935 0534 CD 0057 jsr spioi
00936 0537 5C incx
00937 0538 06 0560 lda cmdTbl,x
00938 053B CD 0057 jsr spiol
00939 053E 5C lncx
00940 053F 06 0560 lda cmdTbl,x get data
00941 0542 B7 00 sta PA onto bus
00942 0544 14 01 bset NRD,PB set up control lines
00943 0546 17 01 bclr NWR,PB
00944 0548 IF 02 bclr NEEP,PC and enable
00945 054A IE 02 bset NEEP,PC
00946 054C 16 01 bset NWR,PB
00947 054E 5C incx
00948 054F Al AO cmp #$AO
00949 0551 26 DE 0531 bne prott
00950 0553 CD 05AA jsr eepw write byte previously read
00951 0556 9A cli
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00952 0557 dely 4
00953 055F 81 rts
00955 0560 55 crndTblfcb $55,$55,$AA protect sequence
00956 0563 2A fcb $2A,$AA,$55
00957 0566 55 fcb $55,$55,$AO
00959 0569 55 cmdTb2 fcb $55,$55,$AA unprotect sequence
00960 056C 2A fcb $2A,$AA,$55
00961 056F 55 fcb $55,$55,$80
00962 0572 55 fcb $55,$55,$AA
00963 0575 2A fcb $2A,$AA,$55
00964 0578 55 fcb $55,$55,$20
00967 * read state of OIL switches and output as hex pair
00968 0578 98 cmdU sei protect transfer
00969 057C 3F 04 clr DORA change bus to inputs
00970 057E 13 02 bclr NSIS,PC enable buffer U22
00971 0580 90 nop a few us to settle
00972 0581 86 00 lda PA get data
00973 0583 12 02 bset NSIS,PC release bus
00974 0585 33 04 corn DORA restore to outputs
00975 0587 9A cli
00976 0588 43 coma change polarity
00977 0589 CD 030E jsr casb
00978 058C IE 89 bset ACK,MOoE acknowledge
00979 058E 81 rts
00981 * read EEPROM at address given in PARH:PARL
00982 * should be called frorn interrupt-protected environment
00983 058F 86 8E eepr lda PARH output address
00984 0591 CD 0057 jsr spioi via SPI
00985 0594 86 BF lda PARL
00986 0596 CD 0057 jsr spioi
00987 0599 3F 04 clr DORA change to inputs
00988 059B 15 01 bclr NRo,PB set up control lines
00989 0590 16 01 bset NWR,PB
00990 059F IF 02 bclr NEEP,PC and enable
00991 05A1 B6 00 lda PA get data
00992 05A3 IE 02 bset NEEP,PC
00993 05A5 14 01 bset NRo,PB
00994 05A7 33 04 corn DORA change back to outputs
00995 05A9 81 rts
00998 * write to EEPROM at address given in PARH:PARL
00999 * withe data in PARAM
01000 * should be called frorn interrupt-protected environment
01001 05AA B6 BE eepw lda PARH output address
01002 05AC CD 0057 jsr spioi via SPI
01003 05AF B6 BF lda PARL
01004 05B1 CD 0057 jsr spioi
01005 05B4 B6 BD lda PARAM get data
01006 05B6 B7 00 sta PA onto bus
01007 05B8 14 01 bset NRo,PB set up control 1ines
01008 05BA 17 01 bclr NWR,PB
01009 05BC IF 02 bclr NEEP,PC and enable
01010 05BE IE 02 bset NEEP,PC
01011 05CO 16 01 bset NWR,PB
01012 05C2 81 rts
01015 * read a block of bytes frornthe EEPROM U4
01016 * because address is controlled by SPI interface this routine is
01017 * interlaced with interrupt timing
01018 05C3 CD 0420 crndV jsr getpw get word into PARH:PARL as start address
01019 05C6 24 21 05E9 bcc cmdVz part is missing
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01020 05C8 CO 02CF jsr getpa get byte into PARAM as counter
01021 05CB 24 1C 05E9 bcc cmdVz part is missing
01022 05CO cmdVl dely 1
01023 0505 9B sei should be OK for approx 1ms but protect anyway
01024 0506 CO 058F jsr eepr read EEPROM
01025 0509 9A cli allow interrupts again
01026 050A CD 030E jsr casb output in hex
01027 0500 3C BF inc PARL increment address
01028 050F 26 02 05E3 bne cmdV2
01029 05E1 3C BE inc PARH
01030 05E3 3A BD cmdV2 dec PARAM reduce loop counter
01031 05E5 26 E6 05CO bne cmdVl
01032 05E7 IE B9 bset ACK,MOoE acknowledge
01033 05E9 81 cmdVz rts
01035 * write a byte to the EEPROM U4
01036 * because address is controlled by SPI interface this routine is
01037 * interlaced with interrupt timing
01038 05EA CD 0420 cmdw jsr getpw get word parameter into PARH:PARL
01039 05Eo 24 25 0614 bcc cmdWz part is missing
01040 OSEF CD 02CF jsr getpa get byte parameter into PARAM
01041 OSF2 24 20 0614 bcc cmdWz part is missing
01042 05F4 dely 1
01043 05FC 9B sei should be OK for approx 1ms but protect anyway
01044 OSFo CD 05AA jsr eepw write to EEPROM
01045 0600 9A cli allow interrupts again
01046 0601 dely 4
01047 0609 9B sei should be OK for approx 1ms but protect anyway
01048 060A CD 058F jsr eepr read from EEPROM
01049 0600 9A cli allow interrupts again
01050 060E B1 BD cmp PARAM see if byte was written OK
01051 0610 26 02 0614 bne cmdWz leave as negative acknowledge
01052 0612 IE B9 bset ACK,MOoE acknowledge
01053 0614 81 cmdWz rts
01055 * read moving average of precision adc in hex
01056 * this is in PAoCA, PAOCA+1 and PAoCA+2 and may be modified
01057 * during timer interrupt. Care is take to interlace readings.
01058 0615 cmdX dely 1
01059 0610 9B sei should be OK for approx 1ms but protect anyway
01060 06lE B6 B8 lda PAoCA+2
01061 0620 B7 BD sta PARAM
01062 0622 B6 B7 lda PAoCA+1
01063 0624 B7 BF sta PARL
01064 0626 B6 B6 lda PAoCA
01065 0628 B7 BE sta PARH copy to temporary area
01066 062A 9A cli
01067 062B CD 030E jsr casb now output as 6 hex characters
01068 062E B6 BF lda PARL
01069 0630 CD 030E jsr casb
01070 0633 B6 BD lda PARAM
01071 0635 CD 030E jsr casb
01072 0638 IE B9 bset ACK,MOoE acknowledge
01073 063A 81 rts
01076 * copy current MAX132 U2S readings and output in hex
01077 063B CD OAoF cmdY jsr adccp copy block with interrupt protect
01078 063E SF clrx
01079 063F E6 88 cmdYl lda AoCC,x get byte(s)
01080 0641 CD 030E jsr casb and output in hex pairs
01081 0644 SC incx
01082 0645 A3 18 cpx IAOCLEN
01083 0647 26 F6 . 063F bne cmdYl
01084 0649 IE B9 bset ACK,MOoE acknowledge
01085 064B 81 rts
01087 * update some/all oACS if buffer empties oAC value does not change
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01088 064C CD 0495
01089 064F
01090 0653 CD 04lA
01091 0656 CD 03DA
01092 0659 CD 0404
01093 065C 81
01095
01D96
01097
01098
01099
01100
01101
D1103
01104
01105
01106 065D
01107 065D
01108 065F
01109 0661
D11l0 0663
01111 0665
01112 0667
01113 0669
01114 0666
01115 066D
01116 066F
01117 0671
01118 D673
01119 0675
01120 0677
01121 0679
01122 0676 0726
01124
01125 D67D
01126 067D
01127 067F
01128 0681
01129 0683
01130 0685
01131 0687
01132 0689
01133 0686
01134 0680
01135 068F
01136 0691
01137 0693
01138 0695
01139 0697 0726
01140 0699 0726
01141 0696 0726
01146
01147
01148
01149
01150
01151
01152
01153
01154
01155
0690
0690
069F
06A1
06A3
06A5
06A7
06A9
06A6
cmdZ jsr cmdS update Secondary DAC
brcl ACK,MOOE,cmdZz
jsr cmdP update Primary DAC
jsr cmdH update Heater OAC
jsr cmdL load all OACs simultaneously
cmdZz rts
* interpreter code structure
* a single code-byte consists of two 4-bit codes each called 'fop'.
* 'fop' indicates one of 16 operations and may require an additional
* 4 bits of 'sub' code, as well as additional bytes for operand(s).
* Within a byte if 'fop' is in the high nibble then the ssub-code is
* taken from the right nibble; if 'fop' is in the right nibble and a
* sub-code is needed then zero is assumed.
* define 'fop's; fopdef creates table entries and offsets
* by concatanating 'f'+'arg' and 'fp'+'arg. See macro definition
* basic floating point operations jump table
foptab equ *
fopdef nop
fopdef sld1
fopdef sstl
fopdef sld2
fopdef ldl
fopdef stl
fopdef ld2
fopdef add
fopdef sub
fopdef mul
fopdef div
fopdef br
fopdef fun
fopdef cnt
fopdef adc
fdb fpnop F
* branch group jump table
fbrtab equ *
fbrdef bra
fbrdef beq
fbrdef bne
fbrdef bpl
fbrdef bmi
fbrdef call
fbrdef ret
fbrdef exit
fbrdef wt
fbrdef syn
fbrdef bc
fbrdef bs
fbrdef dly
fdb fpnop 0
fdb fpnop E
fdb fpnop F
* function group jump table
funtab equ *
fundef clr
fundef abs
fundef neg
fundef sgn
fundef sqt
fundef sqr
fundef swp
fundef fix
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01156 06AO fundef flt
01157 06AF fundef int
01158 06B1 fundef frac
01159 06B3 fundef out
01160 06B5 fundef crlf
01161 06B7 fundef spac
01162 06B9 0726 fdb fpnop E
01163 06BB 0726 fdb fpnop F
01165 * start of interpreter - may also be entered at fintpl to continue
01166 ******************************************************************
01168 06BO BF 6A fintp stx SMOOC+1 high part of source address
01169 06BF B7 6B sta SMOOC+2 low part of source address
01170 06Cl CO 070F fintpl jsr gnb get next byte to interpret
01171 06C4 B7 68 sta FCOOE save code for later
01172 06C6 3F 67 clr FLAGS
01173 06C8 44 1sra
01174 06C9 44 lsra
01175 06CA 44 lsra
01176 06CB 44 lsra
01177 06CC CD 06EO jsr fdec execute using foptab
01178 06CF brst flnoex,FLAGS,fintp2
01179 0603 B6 68 lda FCOOE
01180 0605 A4 OF and I$OF get low nibble
01181 0607 3F 68 clr FCOOE default sub-code to zero
01182 0609 CD 06EO jsr fdec execute
01183 060C fintp2 brcl flexit,FLAGS,fintpl
01184 06EO 81 rts return
01186 * set up table offset to access branch group
01187 06El 12 67 fpbr bset flnoex,FLAGS
01188 06E3 AE 20 ldx Ifbrtab-foptab form offset
01189 06ES 20 08 06EF bra fdecl
01191 * set up table offset to access function group
01192 06E7 12 67 fpfun bset flnoex,FLAGS
01193 06E9 AE 40 ldx Ifuntab-foptab form offset
01194 06EB 20 02 06EF bra fdec1
01196 * main decoder using look-up tables
01197 06EO AE 00 fdec ldx Ifoptab-foptab
01198 06EF BF SE fdec1 stx FPTO store offset
01199 06Fl 48 lsla form word offset
01200 06F2 BB SE add FPTO point to right table
01201 06F4 97 tax
01202 06FS 06 0650 lda foptab,x get jump address
01203 06F8 B7 6E sta SMOOC+S into self modifying code
01204 06FA 06 06SE lda foptab+1,x
01205 06FO B7 6F sta SMOOC+6
01206 06FF B6 68 lda FCOOE copy of low nibble code if required01207 0701 A4 OF and I$OF mask out high bits
01208 0703 BC 60 jmp SMOOC+4 execute
01210 * convert number in x into bit position in A01211 0705 A4 07 convb and 1$07
01212 0707 97 tax
01213 0708 4F clra
01214 0709 99 sec
01215 070A 49 convb1 rola
01216 070B SA decx01217 070C 2A FC 070A bpl convb1
01218 070E 81 rts
01220 * get next byte from stream being interpreted and increment address01221 070F BD 69 gnb jsr SMODC a=code byte01222 0711 3C 6B sminc inc SMOOC+2 increment address01223 0713 26 02 0717 bne smincz
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01224 0715 3C 6A inc SMOoC+1
01225 0717 81 smincz rts
01227 * add accumulator to address with sign extension
01228 0718 40 smadd tsta sign extend first
01229 0719 2A 02 0710 bpl smadd1
01230 071B 3A 6A dec SMOoC+1 reduce high byte of address
01231 0710 BB 6B smadd1 add SMOoC+2 add to low byte
01232 071F B7 6B sta SMOoC+2
01233 0721 24 02 0725 bcc smaddz
01234 0723 3C 6A inc SMOoC+1 correct high byte
01235 0725 81 smaddz rts
01239
01240
01242 0726 81
01245
01246
01248
01249 0727 12 67
01250 0729 CO 07E7
01251 072C 20 03 0731
01253
01254 072E CD 070F
01255 0731 CD 07EO
01256 0734 25 2A
01257 0736 27 02
01258 0738 26 11
01260
01261 073A E6 30
01262 073C B7 34
01263 073E E6 31
01264 0740 B7 35
01265 0742 E6 32
01266 0744 B7 36
01267 0746 E6 33
01268 0748 B7 37
01269 074A 81
01271
01272 074B 06 OCoE
01273 074E B7 34
01274 0750 06 OCoF
01275 0753 B7 35
01276 0755 06 OCEO
01277 0758 B7 36
01278 075A 06 OCEl
01279 0750 B7 37
01280 075F 81
01282
01283 0760 AD 1C
01284 0762 AE 34
01285 0764 20 04
01286
01287 0766 AD 16
01288 0768 AE 38
01289 076A C6 0100
01290 0760 F7
01291 076E C6 0101
* no operation
**************
fpnop rts return with no other operation
* load and store operations
***************************
* load FP1 using code in low nibble of A
fpsld1 bset flnoex,FLAGS indicate no execution of low-nibble code
jsr cstol convert short to long code
bra fpld1a
* load FP1 from source determined by x
fpld1 jsr gnb get next byte
fpld1a jsr compx compute value of x
0760 bcs fp11x load from external device = EEPROM
073A beq fp11ra load from ram
074B bne fp11ro load from rom
* load FP1 from page zero using x as offset i.e. FP1=(RAM)
fp11ra lda fpram,x
sta FP1EX
lda fpram+1,x
sta FP1HB
lda fpram+2,x
sta FP1MB
1da fpram+3, x
sta FP1LB
rts
* load FP1 from constants in ROM using x as offset i.e. FP1=(ROM)
fp11ro lda fprom,x
sta FP1EX
lda fprom+1,x
sta FP1HB
lda fprom+2,x
sta FP1MB
lda fprom+3,x
sta FP1LB
rts
* load FP1 from constants in EEPROM using a as offset/2 i.e. FP1=(EEPROM)
077E fp1lx bsr fplx load external to CMOBUF
ldx 'FP1
076A bra fp2lx1
* load FP1 from constants in EEPROM using a as offset/2 i.e. FP1-(EEPROM)
077E fp2lx bsr fplx load external to CMOBUF
ldx IFP2
fp2lx1 lda CMoBUF now copy to FPx
sta ,x
lda CMOBUF+1
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01292 0771 E7 01
01293 0773 C6 0102
01294 0776 E7 02
01295 0778 C6 0103
01296 077B E7 03
01297 0770 81
01299
01300
01301 077E 48
01302 077F 5F
01303 0780 59
01304
01305 0781 81
01307
01308 0782 12 67
01309 0784 CD 07E7
01310 0787 20 03 078C
01312
01313 0789 CD 070F
01314 078C CD 07EO
01315 078F 25 04
01316 0791 27 03
01317 0793 26 00
01318 0795 81
sta l,x
lda CMDBUF+2
sta 2,x
lda CMDBUF+3
sta 3,x
rts
* not yet implemented
* action is to copy 4 bytes of EEPROM to CMDBUF
fplx asla move msb of offset to carry
clrx
rolx and then into x
* now copy from assigned location plus offset
rts
* store FPl using code in low nibble of A
fpsstl bset flnoex,FLAGS indicate no execution of low-nibble code
jsr cstol convert short to long code
bra fpstla
* store FPl to destination determined by x
fpstl jsr gnb get next byte
fpstla jsr compx compute value of x
0795 bcs fpstlz external not yet defined
0796 beq fplsra store to ram
0795 bne fpstlz store to rom not defined
fpstlz rts load FP1
01320 * store FPl to page zero using x as offset i.e. (RAM)=FP1
01321 0796 B6 34 fp1sra lda FP1EX
01322 0798 E7 30 sta fpram,x
01323 079A B6 35 lda FPIHB
01324 079C E7 31 sta fpram+l,x
01325 079E B6 36 lda FPIMB
01326 07AO E7 32 sta fpram+2,x
01327 07A2 B6 37 lda FPILB
01328 07A4 E7 33 sta fpram+3,x
01329 07A6 81 rts
01331 * load FP2 using code in low nibble of A
01332 07A7 12 67 fpsld2 bset flnoex,FLAGS indicate no execution of low-nibble code
01333 07A9 CD 07E7 jsr cstol convert short to long code
01334 07AC 20 03 07Bl bra fpld2a
01336 * load FP2 from source determined by x
01337 07AE CD 070F fpld2 jsr gnb get next byte
01338 07Bl CD 07EO fpld2a jsr compx compute value of x
01339 07B4 25 BO 0766 bcs fp21x load from external device = EEPROM
01340 07B6 27 02 07BA beq fp21ra load from ram
01341 07B8 26 11 07CB bne fp21ro load from rom
01343 * load FP2 from page zero using x as offset i.e. FPl-(RAM)
01344 07BA E6 30 fp21ra lda fpram,x
01345 07BC B7 38 sta FP2EX
01346 07BE E6 31 lda fpram+l,x
01347 07CO B7 39 sta FP2HB
01348 07C2 E6 32 lda fpram+2,x
01349 07C4 B7 3A sta FP2MB
01350 07C6 E6 33 lda fpram+3,x
01351 07C8 B7 3B sta FP2LB
01352 07CA 81 rts
01354 * load FP2 from constants in ROM using x as offset i.e. FP2=(ROM)01355 07CB 06 OCDE fp21ro lda fprom,x
01356 07CE B7 38 sta FP2EX
01357 0700 06 OCDF lda fprom+l,x
01358 0703 B7 39 sta FP2HB
01359 0705 06 OCEO lda fprom+2,x
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01360 0708 B7 3A sta FP2MB
01361 070A 06 OCEl lda fprom+3,x
01362 0700 B7 3B sta FP2LB
01363 070F 81 rts
01365 * support routines used by above load/store operations
01366 * input Ooxxxxxx = RAM output x=xxxxxxoO
01367 * 01xxxxxx ..ROM a=yyyyyyyO
01368 * 1yyyyyyy ..External
01369 07EO 97 compx tax copy of byte code number
01370 07E1 58 aslx
01371 07E2 58 aslx x=??????Oo
01372 07E3 48 asla
01373 07E4 AS BO bit 1$80 CY=l if external, CY-O if internal
01374 07E6 81 rts if CY=O then Z=l if RAM, Z·O if rom
01376 * converts OOOO?xxx to O?OOOxxx; ?=O=>RAM, ?-l=>ROM, xxx·FPx or FKx
01377 * 0 to 7 => RAM FPO to FP7
01378 * 8 to 15 -> ROM FKO to FK7
01379 07E7 AB 08 cstol add 1$08 find out if bit 13 is set
01380 07E9 29 04 07EF bhcs cstoll
01381 07EB A4 07 and 1$07 remove bit 13
01382 07Eo 20 02 07Fl bra cstolz
01383 07EF AB 30 cstol1 add 1$30 move to bit 16
01384 07Fl 81 cstolz rts
01386 * basic floating point operation fpsub, fpadd, fpmul and fpdiv
01387 **************************************************************
01389 * floating point subtract
01390 07F2 CD 0964 fpsub jsr fp2tst nothing to do if FP2=0
01391 07F5 27 08 07FF beq fpsubz
01392 07F7 B6 39 lda FP2HB toggle sign bit
01393 07F9 A8 80 eor 1$80
01394 07FB B7 39 sta FP2HB
01395 07Fo 20 06 0805 bra fpaddO
01396 07FF 81 fpsubz rts
01398 * floating point add
01399 0800 CO 0964 fpadd jsr fp2tst nothing to do if FP2=0
01400 0803 27 6C 0871 beq fpaddz
01401 0805 CD 0960 fpaddO jsr fp1tst test FP1
01402 0808 27 13 0810 beq fpadd2 result is FP2
01403 080A B6 34 lda FP1EX find difference between exponents
01404 080C BD 38 sub FP2EX
01405 080E 97 tax keep count
01406 080F 26 05 0816 bne fpadd1
01407 0811 CD 08EC jsr fppre prepare mantissas
01408 0814 20 30 0846 bra fpadd7 continue immediately - no shifts necessary
01409 0816 24 IE 0836 fpadd1 bee fpaddS branch if FP1EX > FP2EX
01410 0818 40 nega find positive difference
01411 0819 Al 18 cmp 124 test for worthwhile shift
01412 081B 25 07 0824 bcs fpadd3 do shift
01413 0810 AE 08 fpadd2 ldx IFP2-fpram
01414 081F CD 073A jsr fpl1ra FP1=FP2
01415 0822 20 40 0871 bra fpaddz
01416 0824 B6 38 fpadd3 lda FP2EX set up exponent of result
01417 0826 B7 34 sta FP1EX
01418 0828 CD 08EC jsr fppre prepare
01419 082B 34 35 fpadd4 lsr FP1HB
01420 0820 36 36 ror FP1MB
01421 082F 36 37 ror FP1LB
01422 0831 5C incx
01423 0832 26 F7 082B bne fpadd4
01424 0834 20 10 0846 bra fpadd7
01425 0836 Al 18 fpadd5 cmp 124 test for worthwhile shift
01426 0838 24 37 0871 bcc fpaddz FP2 is too small therefore result is FP101427 083A CD 08EC jsr fppre prepare
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01428 083D 34 39 fpadd6 lsr FP2HB do shift
01429 083F 36 3A ror FP2HB
01430 0841 36 3B ror FP2LB
01431 0843 SA decx
01432 0844 26 F7 083D bne fpadd6
01433 0846 fpadd7 brst 7,FPRSGN,fpadd8
01434 084A CD 09A5 jsr uadd addition may cause carry
01435 084D CD 0925 jsr norm
01436 0850 B6 64 lda FP2SGN
01437 0852 B7 65 sta FPRSGN make sign of result = sign of original FP2
01438 0854 20 18 086E bra fpaddb now restore expected sign
01439 0856 CD 0987 fpadd8 jsr usub
01440 * FP1 FP2 abs(FP1)-abs(FP2) required sign use
01441 * +4 -2 4-2 m> + z> CY=O + sign (FP1)
01442 * +4 -5 4-5 => - ..> CY=l sign (FP2)
01443 * -4 +2 4-2 -> + -> CY=O sign (FP1)
01444 * -4 +5 4-5 -> - -> CY..1 + sign (FP2)
01445 * if CY·O restore sign(FP1) else restore sign(FP2)
01446 0859 24 09 0864 bee fpadd9 CY..O if abs(FP1»abs(FP2)
01447 085B CD 0872 jsr ineg
01448 085E B6 64 lda FP2SGN
01449 0860 B7 65 sta FPRSGN make sign of result = sign of original FP2
01450 0862 20 04 0868 bra fpadda
01451 0864 B6 63 fpadd9 lda FP1SGN
01452 0866 B7 65 sta FPRSGN make sign of result = sign of original FP1
01453 0868 3F SF fpadda clr FPIGB guard byte = 0
01454 086A 98 clc
01455 086B CD 0925 jsr norm
01456 086E CD 0905 fpaddb jsr fpend restore correct sign
01457 0871 81 fpaddz rts
01459 * integer negate of FPl mantissa
01460 0872 4F ineg clra negate result
01461 0873 BO 37 sub FPILB
01462 0875 B7 37 sta FPILB
01463 0877 4F clra
01464 0878 B2 36 sbc FPIHB
01465 087A B7 36 sta FP1MB
01466 087C 4F clra
01467 087D B2 35 sbc FP1HB
01468 087F B7 35 sta FPIHB
01469 0881 81 rts
01471 * floating point multiply
01472 0882 CD 0960 fpmul jsr fp1tst if FP1=0 then
01473 0885 27 26 08AD beq fpmulz exit
01474 0887 CD 0964 jsr fp2tst if FP2=0
01475 088A 26 05 0891 bne fpmulO then
01476 088C CD OB2F jsr fp1clr FP1..0
01477 088F 20 1C 08AD bra fpmulz exit
01478 0891 CD 08EC fpmulO jsr fppre prepare
01479 0894 CD 09B9 jsr umul multiply mantissas and return with cy=O
01480 0897 CD 0925 jsr norm normalise
01481 089A B6 34 lda FP1EX add exponents with byte extension
01482 089C BB 38 add FP2EX
01483 089E 24 02 08A2 bcc fpmull
01484 08AO 3C 60 inc FPEXE correct extension byte
01485 08A2 AO 80 fpmull sub '$80 remove one bias01486 08A4 B7 34 sta FP1EX
01487 08A6 24 02 08AA bcc fpmu12
01488 08A8 3A 60 dec FPEXE correct extension byte
01489 08AA CD 0905 fpmu12 jsr fpend see if exponent is too big/small
01490 08AD 81 fpmulz rts
01492 * floating paint divide
01493 08AE CD 0960 fpdiv jsr fp1tst if FP1=0 then
01494 08B1 27 FA 08AD beq fpmulz exit01495 08B3 CD 0964 jsr fp2tst if FP2=0
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01496 08B6 26 OB 08C3 bne fpdivO then
01497 08B8 B6 35 lda FPIHB set up Result Sign = sign of FPl
01498 08BA A4 80 and #$80
01499 08BC B7 65 sta FPRSGN
01500 08BE CD 0976 jsr fp1max FP1=max
01501 08C1 20 EA 08AD bra fpmulz exit
01502 08C3 CD 08EC fpdivO jsr fppre prepare
01503 08C6 3F 5E clr FPTO
01504 08C8 3F 50 clr FPTl
01505 08CA 3F 5C clr FPT2
01506 08CC CD OA6B jsr udiv divide mantissas msb in CY
01507 08CF 39 5F rol FP1GB save in Guard Byte
01508 0801 B6 34 lda FP1EX subtract exponents with byte extension
01509 0803 BO 38 sub FP2EX
01510 0805 24 02 0809 bcc fpdiv1
01511 0807 3A 60 dec FPEXE correct extension byte
01512 0809 AB 80 fpdiv1 add #$80 restore bias
01513 08DB B7 34 sta FP1EX
01514 0800 24 02 08El bcc fpdiv2
01515 08DF 3C 60 inc FPEXE correct extension byte
01516 08E1 36 5F fpdiv2 ror FP1GB get msb
01517 08E3 3F 5F clr FP1GB
01518 08E5 CD 0925 jsr norm
01519 08E8 CD 0905 jsr fpend see if exponent is too big/small
01520 08EB 81 fpdivz rts
01523 * support routines used by fpsub, fpadd, fpmul and fpdiv
01524 * prepare to do fp operation - compute sign of result and set msb's
01525 08EC 3F 60 fppre clr FPEXE clear exponent extension
01526 08EE 3F 66 clr FPERR remove error
01527 08FO B6 35 lda FPIHB
01528 08F2 A4 80 and 1$80
01529 08F4 B7 63 sta FPlSGN sign of FPl
01530 08F6 B6 39 lda FP2HB
01531 08F8 A4 80 and #$80
01532 08FA B7 64 sta FP2SGN sign of FP2
01533 08FC B8 63 eor FP1SGN
01534 08FE B7 65 sta FPRSGN sign FP1 exor sign FP2
01535 0900 IE 35 bset 7,FPIHB set msb's
01536 0902 IE 39 bset 7,FP2HB
01537 0904 81 rts
01539 * end fp operation - test for errors, restore sign etc.
01540 0905 3D 60 fpend tst FPEXE FPEXE Condition
01541 0907 27 OE 0917 beq fpend2 -0 no error
01542 0909 2B 07 0912 bmi fpendl <0 underflow
01543 090B 12 66 bset over,FPERR >0 overflow
01544 0900 CO 0976 jsr fplmax set to max value using FPRSGN
01545 0910 20 12 0924 bra fpendz
01546 0912 CO OB2F fpendl jsr fplclr
01547 0915 20 00 0924 bra fpendz
01548 0917 CO 0960 fpend2 jsr fpltst alter sign if non-zero
01549 091A 27 08 0924 beq fpendz
01550 091C B6 35 lda FPIHB
01551 091E A4 7F and #$7F remove normalised bit
01552 0920 BA 65 ora FPRSGN combine with required sign for result
01553 0922 B7 35 sta FPIHB
01554 0924 81 fpendz rts
01556 * normalise mantissa so that msb=l
01557 0925 24 OB 0932 norm bcc normO
01558 0927 36 35 ror FP1HB
01559 0929 36 36 ror FPIMB
01560 092B 36 37 ror FPllB
01561 0920 CO 0952 jsr incex increment exponent
01562 0930 20 IF 0951 bra normz exit
01563 0932 B6 35 normO lda FPIHB nothing to do if msb=l
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01564 0934 2B 1B 0951 bmi norrnz so exit
01565 0936 BA 36 ora FP1MB test for zero
01566 0938 BA 37 ora FP1LB
01567 093A 26 08 0944 bne norm2
01568 093C B7 34 sta FP1EX force FP1=0
01569 093E 20 11 0951 bra norrnz and exit
01570 0940 norm1 brst 7,FP1HB,norrnz and exit
01571 0944 38 5F norm2 asl FP1GB
01572 0946 39 37 rol FP1LB
01573 0948 39 36 rol FP1MB
01574 094A 39 35 rol FP1HB
01575 094C CO 0959 jsr decex
01576 094F 20 EF 0940 bra norm1
01577 0951 81 norrnz rts
01579 0952 3C 34 incex inc FP1EX increment exponent with byte extension
01580 0954 26 02 0958 bne incexz
01581 0956 3C 60 inc FPEXE correct extension byte
01582 0958 81 incexz rts
01584 0959 3A 34 decex dec FP1EX increment exponent with byte extension
01585 095B 26 02 095F bne decexz
01586 0950 3A 60 dec FPEXE correct extension byte
01587 095F 81 decexz rts
01589 * test fp1 for zero
01590 0960 AE 34 fp1tst ldx 'FP1
01591 0962 20 02 0966 bra fptst
01593 * test fp2 for zero
01594 0964 AE 38 fp2tst ldx #FP2
01596 * test floating pint number pointed to by X for zero
01597 0966 F6 fptst lda ,x
01598 0967 EA 01 ora l,x
01599 0969 EA 02 ora 2,x
01600 096B EA 03 ora 3,x
01601 0960 27 06 0975 beq fptstz
01602 096F E6 01 lda l,x get sign bit
01603 0971 A4 80 and '$80
01604 0973 AA 01 ora 1$01 force to be non-zero
01605 0975 81 fptstz rts
01607 * maximise floating point accumulator I, ie all but sign bit to ones
01608 * sign bit from FPRSGN
01609 0976 A6 FF fp1max lda '$FF
01610 0978 B7 34 sta FP1EX
01611 097A B7 35 sta FP1HB
01612 097C B7 36 sta FP1MB
01613 097E B7 37 sta FP1LB
01614 0980 brst 7,FPRSGN,fp1maz
01615 0984 IF 35 bclr 7,FP1HB
01616 0986 81 fp1maz rts
01618 * unsigned operations
01619 * Unsigned subtraction : Mantissa parts of fP1zFP1-FP2
01620 0987 98 usub clc
01621 0988 3F 5F usubO clr FP1GB
01622 098A 39 5F rol FP1GB get lsb of Guard Byte=Carry
01623 098C B6 37 lda FP1LB byte by byte
01624 098E BO 3B sub FP2LB
01625 0990 B7 37 sta FP1LB
01626 0992 B6 36 lda FP1MB
01627 0994 B2 3A sbc FP2MB
01628 0996 B7 36 sta FP1MB
01629 0998 B6 35 lda FPIHB
01630 099A B2 39 sbc FP2HB
01631 099C B7 35 sta FPIHB
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01632 099E B6 SF lda FP1GB
01633 09AO A2 00 sbc #0 if underflow then CY=l, and FP1GB=$FF
01634 09A2 B7 SF sta FP1GB otherwise CY=O and FP1GB=$00
01635 09A4 81 rts
01637 * Unsigned addition : Mantissa parts of FP1=FP1+FP2
01638 09A5 98 uadd clc
01639 09A6 B6 37 uaddO lda FP1LB byte by byte
01640 09A8 B9 3B adc FP2LB
01641 09AA B7 37 sta FP1LB
01642 09AC B6 36 lda FP1MB
01643 09AE B9 3A adc FP2MB
01644 09BO B7 36 sta FPIMB
01645 09B2 B6 35 lda FP1HB
01646 09B4 B9 39 adc FP2HB
01647 09B6 B7 35 sta FPIHB if overflow then CY-l otherwise CY=O
01648 09B8 81 rts
01650 * Unsigned multiply
01651 * do first partial product
01652 09B9 B6 37 umul lda FP1LB
01653 09BB BE 3B ldx FP2LB
01654 09BD mul
01655 09BE B7 SE sta FPTO store lowest part
01656 09CO BF 5D stx FPTl
01657 09C2 3F 5C clr FPT2 clear higher parts
01658 09C4 3F 5B clr FPT3
01659 09C6 3F 5A clr FPT4
01660 09C8 3F 59 clr FPT5
01661 * now do other partial products
01662 09CA pmul FP1LB,FP2MB,FPTl
01663 09DC pmul FPIMB,FP2LB,FPTl
01664 09EE pmul FP1LB,FP2HB,FPT2
01665 OAOO pmul FPIMB,FP2MB,FPT2
01666 OA12 pmul FP1HB,FP2LB,FPT2
01667 OA24 pmul FP1MB,FP2HB,FPT3
01668 OA36 pmul FP1HB,FP2MB,FPT3
01669 0A48 pmul FP1HB,FP2HB,FPT4
01670 OA5A B6 59 lda FPT5 copy result to FP1
01671 OA5C B7 35 sta FPIHB
01672 OA5E B6 5A lda FPT4
01673 OA60 B7 36 sta FPIMB
01674 OA62 B6 5B lda FPT3
01675 OA64 B7 37 sta FP1LB
01676 OA66 B6 5C lda FPT2 keep bottom bits in Guard Byte
01677 OA68 B7 5F sta FP1GB
01678 OA6A 81 rts
01680 * Unsigned divide
01681 OA6B AE 19 udiv ldx #25 set up counter
01682 OA6D 98 clc
01683 OA6E CD 0988 udiv1 jsr usubO try subtract FP1=FP1-FP2; cy=1 => won't go
01684 OA71 24 06 OA79 bcc udiv2
01685 OA73 CD 09A5 jsr uadd restore FP1=(FP1-FP2)+FP2=FP1
01686 OA76 98 clc indicate subtraction failed
01687 OA77 20 01 OA7A bra udiv3
01688 OA79 99 udiv2 sec indicate subtraction was ok
01689 OA7A 39 5E udiv3 rol FPTO rotate result bits
01690 OA7C 39 5D rol FPTl
01691 OA7E 39 5C rol FPT2 high bit may produce carry
01692 OA80 39 37 rol FP1LB
01693 OA82 39 36 rol FPIMB
01694 OA84 39 35 rol FP1HB
01695 OA86 5A decx
01696 OA87 26 E5 OA6E bne udiv1
01697 OA89 36 37 ror FPILB recover msb to CY
01698 OA8B B6 5E lda FPTO
01699 OA8D B7 37 sta FP1LB
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01700 OA8F B6 50 lda FPTl
01701 OA91 B7 36 sta FP1MB
01702 OA93 B6 5C lda FPT201703 OA95 87 35 sta FP1HB
01704 OA97 81 udivz rts result in CY:FP1HB:FP1MB:FP1LB
01707 * branch group decoded by low nibble of FCODE
01708 *********************************************
01710 * branch always
01711 DA98 CD 070F fpbra jsr gnb get byte
01712 OA9B CD 0718 jsr smadd and add it in01713 OA9E 81 rts
01715 OA9F CD 070F fpbran jsr gnb no branch a> throwaway offset byte01716 OAA2 81 rts
01718 * branch if FP1=0
01719 OAA3 CD 0960 fpbeq jsr fp1tst
01720 OAA6 27 FO OA98 beq fpbra
01721 OAA8 20 F5 OA9F bra fpbran
01723 * branch if FP1<>0
01724 OAAA CD 0960 fpbne jsr fp1tst
01725 OAAD 26 E9 OA98 bne fpbra
01726 OAAF 20 EE OA9F bra fpbran
01728 * branch if FP1 sign bit = 0
01729 OAB1 CD 0960 fpbpl jsr fp1tst
01730 OAB4 2A E2 OA98 bpl fpbra
01731 OAB6 20 E7 OA9F bra fpbran
01733 * branch if FP1 sign bit • 1
01734 OAB8 CD 0960 fpbmi jsr fp1tst
01735 OABB 2B DB OA98 bmi fpbra
01736 OABD 20 EO OA9F bra fpbran
01738 OABF 81
01740 OACO 81
01742
01743 OAC1 10 67
01744 OAC3 81
01746
01747 OAC4 CD OF93
01748 OAC7 24 03
01749 OAC9 CD OF9B
01750 OACC 81
fpca11 rts ca11 subrout ine
fpret rts return from subroutine
* exit interpreter
fpexit bset flexit,FLAGS
rts
* if a character has been received then wait for another character
fpwt jsr zget try to get a character
OACC bcc fpwtz
jsr zgetw now wait for a character
fpwtz rts
01752 * synchronise with CHANnel counter; wait for channel 3 to become 001753 OACD fpsyn brcl QUIET ,MODE,fpsyn101754 OAD1 A6 FF lda #$FF01755 OAD3 B7 AD sta SAMCNT
01756 OAD5 B6 AD fpsyn1 lda SAMCNT wait for 8 entries01757 OAD7 Al 08 cmp #8
01758 OAD9 26 FA OAD5 bne fpsyn101759 OADB CD OADF jsr adccp copy ADC block01760 OADE 81 rts
01762 OADF adccp dely01763 OAE7 98 sei protect environment for copy01764 OAE8 SF clrx01765 OAE9 E6 70 adccp1 lda ADCR,x copy block from ADCReadings to01766 OAEB E7 88 sta ADCC,x ADCCopy of readings01767 OAED 5C incx
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01768 OAEE A3 18 cpx IADCLEN
01769 OAFO 26 F7 OAE9 bne adccp1
01770 OAF2 3F AD clr SAMCNT flag that all readings have been copied
01771 OAF4 9A cli enable again
01772 OAFS 81 rts
01774 * usage 'fc fbr,fpbc,mask,port,offset'
01775 * branch if bits selected by mask are all zero
01776 OAF6 CD 070F fpbc jsr gnb get mask
01777 OAF9 B7 BB sta TEMPA
01778 OAFB CD D70F jsr gnb
01779 OAFE 97 tax form an index
01780 OAFF F6 lda ,x get data
01781 OBOO B4 BB fpbc1 and TEMPA apply mask
01782 OB02 26 08 OBOC bne fpbc2
01783 OB04 CD 070F jsr gnb add offset
01784 OB07 CD 0718 jsr smadd to address
01785 OBOA 20 03 OBOF bra fpbcz
01786 OBOC CD 070F fpbc2 jsr gnb throw offset away
01787 OBOF 81 fpbcz rts
01790 * usage 'fc fbr,fpbs,mask,port,offset'
01791 * branch if bits selected by mask are all one
01792 OB10 CD 070F fpbs jsr gnb get mask
01793 OB13 B7 BB sta TEMPA
01794 OB15 CD 070F jsr gnb
01795 OB18 97 tax form an index
01796 OB19 F6 lda ,x get data
01797 OB1A 43 coma
01798 OB1B 20 E3 OBOO bra fpbc1
01800 * delay for multiple of 0.1 seconds: 25 seconds max
01801 OB1D CD 070F fpdly jsr gnb delay for n * 0.1 sec
01802 OB20 B7 BB sta TEMPA
01803 OB22 fpdly1 dely 40
01804 OB2A 3A BB dec TEMPA
01805 OB2C 26 F4 OB22 bne fpdly1
01806 OB2E 81 rts
01809 * function group decoded by low nibble of FCODE
01810 ***********************************************
01812 * clear floating point accumulator I, ie set to zero
01813 OB2F fpclr equ *
01814 OB2F 3F 34 fp1clr clr FP1EX FP1=0
01815 OB31 3F 35 clr FP1HB
01816 OB33 3F 36 clr FP1MB
01817 OB35 3F 37 clr FP1LB
01818 OB37 81 rts
01820 * absolute value
01821 OB38 IF 35 fpabs bclr 7,FP1HB
01822 OB3A 81 rts
01824 * negate value
01825 OB3B CD 0960 fpneg jsr fp1tst if FP1<>0 then toggle sign bit
01826 OB3E 27 06 OB46 beq fpnegz01827 OB40 B6 35 lda FP1HB
01828 OB42 A8 80 eor 1$8001829 OB44 B7 35 sta FP1HB
01830 OB46 81 fpnegz rts
01832 * FP1=-l,O,+1 matching sign of FP1
01833 OB47 CD 0960 fpsgn jsr fp1tst
01834 OB4A 27 10 OB5C beq fpsgnz nothing to do if zero01835 OB4C 97 tax save sign
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01836 OB40 A6 81 lda #$81 set up +101837 OB4F B7 34 sta FPlEX01838 OB51 3F 35 clr FP1HB01839 OB53 3F 36 clr FP1MB01840 OB55 3F 37 clr FPILB01841 OB57 50 tstx01842 DB58 2A 02 OB5C bpl fpsgnz leave as plus 101843 OBSA IE 35 bset 7,FPlHB make negative01844 OBSC 81 fpsgnz rts
01846 * makes use of FPO,FP1,FP2 and FP301847 OBSO CO 0960 fpsqt jsr fp1tst01848 OB60 27 60 OBCF beq fpsqtz nothing to do if zero01849 OB62 2A 05 OB69 bpl fpsqtO ok if positive01850 OB64 CO OB2F jsr fp1clr clear if negative01851 OB67 20 66 OBCF bra fpsqtz exit01852 OB69 B6 34 fpsqtO lda FPlEX reduce range01853 OB6B AD 80 sub #$80 remove bias01854 OB60 47 asra divide by 2 saving sign01855 OB6E B7 61 sta FPEXOF exponent offset - 2's complement01856 OB70 A6 40 lda #$4001857 OB72 49 rola $80 or $8101858 OB73 B7 34 sta FP1EX new exponent01859 OB75 AE DC ldx IFP3-fpram store FPl to FP3 - call it y01860 OB77 CO 0796 jsr fplsra01861 OB7A brst O,FP1EX,fpsqtl01862 OB7E AE 14 ldx #fksqtb-fprom load fp2 with 0.5901621 - constant b01863 OB80 CO 07CB jsr fp2lro01864 OB83 CD 0882 jsr fpmul multiply FP1=FP1*FP201865 OB86 AE 10 ldx Ifksqta-fprom load fp2 with 0.4173076 - constant a01866 OB88 CD 07CB jsr fp2lro01867 OB8B CO 0800 jsr fpadd add FP1=FP1+FP201868 OB8E 20 10 OBAO bra fpsqt201869 OB90 AE 10 fpsqt1 ldx Ifksqta-fprom load fp2 with 0.4173076 - constant a01870 OB92 CD 07CB jsr fp2lro01871 OB95 CD 0882 jsr fpmul multiply FP1aFP1*FP201872 OB98 AE 14 ldx Ifksqtb-fprom load fp2 with 0.5901621 - constant b01873 OB9A CO 07CB jsr fp2lro01874 OB9D CD 0800 jsr fpadd add FP1=FPl+FP201875 OBAO AE 00 fpsqt2 ldx IFPO-fpram01876 OBA2 CD 0796 jsr fp1sra store FP1 to FPO - store estimate xi01877 OBAS A6 02 lda ##201878 OBA7 B7 62 sta FPCNTl set up counter01879 OBA9 AE DC fpsqt3 ldx IFP3-fpram load FPl from FP3 - recover y01880 OBAB CD 073A jsr fp1lra01881 OBAE AE 00 ldx IFPO-fpram load FP2 from FPO - recover xi01882 OBBO CO 07BA jsr fp2lra01883 OBB3 CD 08AE jsr fpdiv divide FPI-FPl/FP201884 OBB6 AE 00 ldx IFPO-fpram load FP2 from FPO - recover xi01885 OBB8 CD 07BA jsr fp2lra01886 OBBB CO 0800 jsr fpadd add FP1=FPl+FP201887 OBBE 3A 34 dec FP1EX divide result by 201888 OBCO AE 00 ldx IFPO-fpram store FPl to FPO - new estimate01889 OBC2 CD 0796 jsr fp1sra01890 OBC5 3A 62 dec FPCNTl loop counter01891 OBC7 26 EO OBA9 bne fpsqt301892 OBC9 B6 34 lda FPlEX correct exponent01893 OBCB BB 61 add FPEXOF01894 OBCD B7 34 sta FP1EX01895 OBCF 81 fpsqtz rts
01897 * square FPl01898 OBDO AE 04 fpsqr ldx IFP1-fpram01899 OBD2 CD 07BA jsr fp21ra FP2=FPl01900 OBD5 CC 0882 jmp fpmul
01902 * swap FPl with FP201903 OBD8 AE 03 fpswp ldx 13 set up counter
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01904 OBOA E6 34 fpswpl lda FPIEX,x move
01905 OBOC B7 SE sta FPTO temporary place
01906 OBOE E6 38 lda FP2EX,x
01907 OBEO E7 34 sta FPIEX,x FP1=FP2
01908 OBE2 B6 SE lda FPTO recover
01909 OBE4 E7 34 sta FP1EX,x FP2=original FP1
01910 OBE6 SA decx
01911 OBE7 2A Fl OBOA bpl fpswp1
01912 OBE9 81 rts
01914 * convert floating point number in FP1 into fixed format
01915 * Exponent=O; sign+7+8+8 data bits in FP1HB:FP1MB:FP1lB
01916 OBEA CD 0960 fpfix jsr fp1tst
01917 OBEO 27 24 OC13 beq fpfixz nothing to do
01918 OBEF 3F 39 clr FP2HB clear sign of FP2 so that FPRSGN-FP1SGN
01919 OBF1 CD 08EC jsr fppre
01920 OBF4 B6 34 lda FP1EX calculate number of shifts
01921 OBF6 AD 80 sub #$80
01922 OBF8 22 03 OBFO bhi fpfix1
01923 OBFA CC OB2F jmp fp1clr clear FP1 and return
01924 OBFO AD 18 fpfix1 sub #24
01925 OBFF 25 06 OC07 blo fpfix2
01926 OC01 CD OC14 jsr imax set to integer max value
01927 OC04 CC 0905 jmp fpend restore sign and return
01928 OC07 34 35 fpfix2 lsr FP1HB move right
01929 OC09 36 36 ror FP1MB
01930 OCOB 36 37 ror FP1lB
01931 OCOO 4C inca
01932 OCOE 26 F7 OC07 bne fpfix2
01933 OC10 CC 0905 jmp fpend restore sign and return
01934 OC13 81 fpfixz rts
01936 * set FP1 to maximum signed integer - 007FFFFF
01937 OC14 A6 7F imax lda '$7F
01938 OC16 B7 35 sta FP1HB
01939 OC18 A6 FF lda I$FF
01940 OC1A B7 36 sta FP1MB
01941 OC1C B7 37 sta FP1lB
01942 OC1E 3F 34 clr FP1EX
01943 OC20 81 rts
01945 * float integer in FP1 in 3 byte signed format
01946 OC21 3F 39 fpflt clr FP2HB clear sign of FP2 so that FPRSGN=FP1SGN
01947 OC23 CD 08EC jsr fppre
01948 OC26 1F 35 bclr 7,FP1HB restore integer format
01949 OC28 A6 98 lda 1$80+24 set up exponent
01950 OC2A CC 0868 jmp fpadda normalise, correct sign and return
01952 * find integer part of FP1. (FP2 corrupted)
01953 OC20 CD 08EC fpint jsr fppre prepare FP1, FP2 about to contain mask
01954 OC30 CD OC4B jsr fgmsk generate mask
01955 OC33 CD OC6S fpintl jsr famsk apply mask
01956 OC36 B6 63 lda FP1SGN use original sign
01957 OC38 B7 65 sta FPRSGN
01958 OC3A CC 0868 jmp fpadda normalise and return
01960 * find fractional part of FP1. (FP2 corrupted)
01961 OC30 CD 08EC fpfrac jsr fppre prepare FP1, FP2 about to contain mask
01962 OC40 CD OC4B jsr fgmsk generate mask
01963 OC43 33 3B com FP2lB complement mask
01964 OC45 33 3A com FP2MB
01965 OC47 33 39 com FP2HB
01966 OC49 20 E8 OC33 bra fpintl apply mask, normalise and return
01968 * generate mask in FP2 mantissa corresponding to the position
01969 * of the binary point; l's before and D's after
01970 OC4B 4F fgmsk clra
01971 OC4C B7 39 sta FP2HB clear mask bits
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01972 OC4E B7 3A sta FP2HB
01973 OC50 B7 3B sta FP2LB
01974 OC52 B6 34 lda FP1EX
01975 OC54 AO 80 sub #$80 test for too small
01976 OC56 23 OC OC64 bls fgmskz
01977 OC58 99 fgmsk1 sec introduce l's
01978 OC59 36 39 ror FP2HB
01979 OC5B 36 3A ror FP2HB
01980 OC5D 36 3B ror FP2LB
01981 OC5F 25 03 OC64 bcs fgmskz full up
01982 OC61 4A deca
01983 OC62 26 F4 OC58 bne fgmsk1
01984 OC64 81 fgmskz rts
01986 * apply mask in FP2 to FP1
01987 OC65 B6 37 famsk lda FP1LB apply mask byte by byte
01988 OC67 B4 3B and FP2LB
01989 OC69 B7 37 sta FP1LB
01990 OC6B B6 36 lda FP1HB
01991 OC6D B4 3A and FP2HB
01992 OC6F B7 36 sta FP1HB
01993 OCll B6 35 lda FP1HB
01994 OC73 B4 39 and FP2HB
01995 OC75 B7 35 sta FP1HB
01996 OC77 81 rts
01998 * counter group with low nibble = xnnnj x=O=>load, x=l=>decrement and
01999 * branch if non-zero, nnn=counter number
02000 *********************************************************************
02002 * load/decrement 8-bit counter indexed by low nibble
02003 OC78 12 67 fpcnt bset flnoex,FLAGS indicate.no execution of low-nibble code
02004 OC7A Al 08 cmp #$08 test for >7
02005 OC7C M 07 and 1$07 allow only counters 0 to 7
02006 OC7E 97 tax save index
02007 OC7F 25 OC OC8D bcs fpcntl just load counter
02008 OC81 CD 070F jsr gnb get displacement if needed
02009 OC84 6A 50 dec FCNTO,x decrement and branch if non zero
02010 OC86 27 OA OC92 beq fpcntz nothing to do if zero
02011 OC88 CD 0718 jsr smadd add a to self modifying code with sign extension
02012 OC8B 20 05 OC92 bra fpcntz
02013 OC8D CD 070F fpcntl jsr gnb
02014 OC90 E7 50 sta FCNTO,x load counter
02015 OC92 81 fpcntz rts
02017 * convert ADC channel given in low nibble - pass to FP1 as 0 to 2.0(ish)
02018 * Number format from CSSSOS is 0000 to FFFF for -2.5v to +2.5v02019 * Subtract $80 from high byte to change to 2's complement
02020 ************************************************************************
02021 OC93 12 67 fpadc bset flnoex,FLAGS indicate no execution of low-nibble code
02022 OC95 Al 08 cmp 18 test for MAX132 range 0 to 702023 OC97 25 19 OCB2 blo fpadc1
02024 OC99 A4 07 and 117
02025 OC9B 97 tax pick up start address of 3-byte number02026 OC9C DE OCD6 ldx fpadct,x 118 -> PADCR, >= 119 ->PADCA02027 OC9F 9B sei protect transfer
02028 OCAO E6 02 lda 2,x
02029 OCA2 B7 37 sta FP1LB
02030 OCM E6 01 lda l,x02031 OCA6 B7 36 sta FP1HB02032 OCA8 F6 lda ,x02033 OCA9 9A cli02034 OCM AO 40 sub #$40 convert to 2's complement02035 OCAC B7 35 sta FP1HB02036 OCAE A6 83 lda 11$83 prepare exponent02037 OCBO 20 12 OCC4 bra fpadc202038 OCB2 AE 03 fpadc1 ldx 13 form offset02039 OCB4 mul
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02040 OCB5 97 tax into AoCC table
02041 OCB6 E6 BA lda AoCC+2,x get low part
02042 OCB8 B7 37 sta FP1LB
02043 OCBA E6 89 lda AOCC+1,x get middle part
02044 OCBC B7 36 sta FP1MB
02045 DCBE E6 88 lda AOCC,x get high part
02046 OCCO B7 35 sta FP1HB
02047 OCC2 A6 85 lda 1$85
02048 OCC4 B7 34 fpadc2 sta FP1EX anticipate bias
02049 OCC6 3F 60 clr FPEXE clear extension
02050 OCC8 3F 65 clr FPRSGN anticipate positive
02051 OCCA brcl 7,FP1HB,fpadc3 anticipate positive
02052 OCCE IE 65 bset 7,FPRSGN indicate negative
02053 OCOO CO 0872 jsr Ineg integer negate
02054 OC03 CC 0868 fpadc3 jmp fpadda normalise and return
02056 * table to convert channel numbers above 7 to start address
02057 OC06 AE fpadct fcb PAOCR,PAOCA,PAOCA,PAOCA,PAOCA,PAOCA,PAOCA,PAOCA
02059 * start of a block of useful constants - indexed by 0..63.
02060 * at most 64 constants. First 8 accessible by short load operations.
02061 OCOE fprom equ *02062 OCOE 00 fkO fcb 0,0,0,0 zero
02063 OCE2 81 fkleO fcb $81,$00,$00,$00 + 1
02064 OCE6 84 fklel fcb $84,$20,$00,$00 + 10
02065 OCEA 94 fkle6 fcb $94,$74,$24,$00 + 1,000,000
02066 OCEE 7F fksqta fcb $7F,$55,$A9,$57 + 0.4173076
02067 OCF2 80 fksqtb fcb $80,$17,$14,$00 + 0.5901621
02068 OCF6 00 fcb 0,0,0,0
02069 DCFA 00 fcb 0,0,0,0
02071 * General configuration and support routines
02072 * Note references to SMOoC must be·present for Interpreter to work
02073 ******************************************************************
02075 * Configure registers and ports and memory locations02076 OCFE 9B cfig sel must be protected
02077 OCFF SF clrx offset into table
02078 0000 BF A8 cflgl stx SPIT keep x
02079 0002 06 0025 lda cflgtb+l,x get data
02080 0005 DE 0024 ldx cfigtb,x get address
02081 0008 A3 FF cpx I$FF
02082 OOOA 27 07 0013 beq cfig2 end of table
02083 OOOC F7 sta ,x write to port
02084 0000 BE A8 ldx SPIT recover x
02085 DOOF 5C Incx move to next entry
02086 0010 5C incx
02087 0011 20 ED 0000 bra cflgl and continue
02088 0013 A6 C2 cflg2 lda 1%11000010 extra ram at $20 and $100
02089 0015 C7 IFOF sta OPTl 68HC705C8
02090 0018 C7 3FOF sta OPT2 68HC705C9 (used in EVM05 emulator)02091 001B A6 42 lda 1%01000010 no start,50Hz, awake,vin,BA=Ol -> status02092 0010 CD OEF5 jsr adccom configure MAX132 ADC02093 0020 CD OE62 jsr adcbc clear buffer for precision ADC readings02094 0023 81 rts
02096 * configuration table02097 0024 00 cfigtb fcb PA,$OO data bus as outputs02098 0026 01 fcb PB,XOOOll111 controls inactive02099 0028 02 fcb PC,X11111111 all selects on stand-by02100 002A 04 fcb OORA,$FF default state of 'bus' is output02101 002C 05 fcb OORB,$FF
02102 002E 06 fcb OORC,$FF CONV,CAL,CS's, SCLas outputs02103 0030 07 fcb 00RO,X00011000 needed for SPI with EVM05 using MC68HC705C902104 0032 OA fcb SPCR,%0101000102105 0034 OD fcb SCBRR,%00110000 9600 baud02106 0036 OE fcb SCCRl,%0000100002107 0038 OF fcb SCCR2,%00001l00
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02108 003A 12 fcb TCR,%01100000 OCIE,TOIE on, OlVl=l => lED off
02109 003C 1C fcb PR,%OOOOOOOO Program EEPROM
02110 003E A9 fcb TOUT,O counters to zero
02111 0040 AA fcb TOVF,O
02112 0042 AB fcb STATE,40 force time-out
02113 0044 AC fcb CHAN,O
02114 0046 AD fcb SAMCNT,$F8 allow ($100-$F8+8) test/warm-up cycles
02115 0048 B9 fcb MOOE,O allow sampling during RS232 reception
02116 * following are needed for floating point routines
02117 004A 69 fcb SMOOC,$C6 lda extended
02118 004C 6C fcb SMOOC+3,$81 rts
02119 004E 60 fcb SMOOC+4,$CC jmp extended
02120 0050 CO fcb BlSTAT,5 Blink STATe => 5 changes
02121 0052 Cl fcb BlCNT,O Blink interval counter is cleared
02122 0054 C2 fcb BLIVl,4 Blink InterVal 4 * 0.131s = 0.5
02123 0056 FF fcb $FF Stopper code
02126 * spi (interface) output and input a byte
02128 0057 B7 A8 spioi sta SPIT keet last byte sent out
02129 0059 B7 DC sta SPOAT output a byte to get a byte
02130 005B spioil brcl SPIF,SPSR,spioil
02131 005F B6 DC lda SPOAT get data
02132 0061 81 rts
02134 * Timer interrupt service routine
02135 04E2 TINVAl equ 2500*4/8 (interval in us)* (clock in MHz.) /8
02136 0062 tims brcl TOF,TSR,timsl (interval in us)* (clock in MHz.) / 8
02137 0066 B6 19 lda ClR remove overflow flag
02138 0068 3D CO tst BlSTAT if BlSTAT<>O then
02139 006A 27 20 008C beq tims1
02140 006C 3D Cl tst BlCNT if BlCNT<> then
02141 006E 27 04 0074 beq timsO
02142 0070 3A Cl dec BlCNT dec(BlCNT)
02143 0072 20 12 0086 bra timsOa
02144 0074 B6 C2 timsO lda BLlVl else begin
02145 0076 B7 Cl sta BlCNT BlCNT:&BlIVl
02146 0078 B6 12 lda TCR TCR:-TCR xor $01 for OlVl
02147 007A A8 01 eor I(ll<OlVl)
02148 007C B7 12 sta TCR
02149 007E B6 CO lda BlSTAT
02150 0080 Al FF cmp I$FF if BlSTAT<>$FF then dec(BlSTAT)
02151 0082 27 02 0086 beq timsOa
02152 0084 3A CO dec BlSTAT end
02153 0086 3D AA timsOa tst TOVF
02154 0088 27 02 008C beq tims1
02155 008A 3A AA dec TOVF
02156 008C timsl brcl OCF,TSR,tims2 end
02157 0090 B6 17 lda OClR add offset for timing interval
02158 0092 AB E2 add ITINVAlX256 low byte
02159 0094 97 tax OClR must be written last
02160 0095 B6 16 lda OCHR
02161 0097 A9 04 adc ITINVAl/256 high byte
02162 0099 B7 16 sta OCHR
02163 009B BF 17 stx OClR re-enable by write to low byte
02164 0090 CO OOAA jsr padcs service precision adc
02165 OOAO CD OE77 jsr adcs service adc
02166 00A3 3D A9 tst TOUT
02167 00A5 27 02 00A9 beq tims2
02168 00A7 3A A9 dec TOUT
02169 00A9 80 tims2 rti may be extended to allow for ICF
02171 * service precision adc
02172 OOAA CD OOBF padcs jsr getst get status byte
02173 OOAO AS 81 bit 1$81 leave if warming up or busy
02174 OOAF 26 OD OOBE bne padcsz02175 00B1 B7 B1 sta PAOCST save in status byte
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02176 00B3 CO 0002 jsr getr get readings
02177 00B6 A6 00 lda #$00 OEFCON comnand
0217B 00B8 CO OOEA jsr putcm put comnand
02179 OOBB CO OOFA jsr sampb sample to buffer and moving sum
02180 OOBE 81 padcsz rts
02182 * get status of AOl17SK by reading register 0
02183 OOBF 11 01 getst bclr AO,PB set to register 00
02184 00C1 13 01 bclr A1,PB
02185 00C3 3F 04 clr DORA change port A to inputs
02186 OOCS 15 02 bclr Nl17S,PC select AOl17SK
02187 00C7 15 01 bclr NRO,PB enable reading
02188 00C9 B6 00 lda PA get data
02189 OOCB 14 01 bset NRO,PB disable reading
02190 OOCO 14 02 bset Nl17S,PC disable AOl17SK
02191 OOCF 33 04 com DORA restore to outputs
02192 0001 81 rts
02194 * get readings from precision adc
02195 0002 3F 04 getr clr DORA change port A to inputs
02196 0004 AE 02 ldx #2 form index to PAOCR table
02197 0006 3C 01 getr1 inc PB move from status byte to next byte(s)
02198 0008 15 02 bclr N117S,PC select AOl17SK
02199 OOOA 15 01 bclr NRO,PB enable reading
02200 OOOC B6 00 lda PA get data
02201 OOOE E7 AE sta PAOCR,x store in table
02202 OOEO 14 01 bset NRO,PB disable reading
02203 00E2 14 02 bset Nl17S,PC disable A0117SK
02204 00E4 SA decx move to higher byte
02205 ODES 2A EF 0006 bpl getr1
02206 00E7 33 04 com DORA restore to outputs
02207 00E9 81 rts
02209 * put comnand to precision ADC
02210 OOEA B7 00 putcm sta PA
02211 OOEC 11 01 bclr AO,PB set to register 00
02212 OOEE 13 01 bclr A1,PB
02213 OOFO 15 02 bclr N117S,PC select A01175K
02214 00F2 17 01 bclr tNR,PB enable writing
02215 00F4 90 nop
02216 OOFS 16 01 bset NWR,PB disable writing
02217 00F7 14 02 bset Nl17S,PC disable AD117SK
02218 00F9 81 rts
02220 * sum:.sum-buf(i); buf(i):-new entry:·ADCH,M,L;sum:.sum+buf(i);
02221 * wrapup/round i;
02222 * Routine timed at 120us
02223 OOFA BE A4 sampb ldx ADCBP
02224 ODFC B6 A3 lda AOCS+3 sum:=sum-buf(index)
02225 OOFE DO 012A sub AOCB+2,x
02226 OEOl B7 A3 sta AOCS+3
02227 OE03 B6 A2 lda AOCS+2
02228 OEOS 02 0129 sbc AOCB+1,x
02229 OE08 B7 A2 sta AOCS+2
02230 OEOA B6 Al lda AOCS+1
02231 OEOC 02 0128 sbc AOCB,x
02232 OEOF B7 Al sta AOCS+1
02233 OEll 24 02 OE1S bcc sampb1
02234 OE13 3A AO dec AOCS account for borrow from highest byte
02235 OElS B6 AE sampb1 lda PAOCR buf(index):~PAOCR High to Low
02236 OEl7 07 0128 sta AOCB,x
02237 OElA B6 AF lda PAOCR+1
02238 OElC 07 0129 sta AOCB+1,x
02239 OE1F B6 BO lda PAOCR+2
02240 OE21 07 012A sta AOCB+2,x
02241 OE24 B6 A3 lda AOCS+3 sum:=sum+buf(index)
02242 OE26 DB 012A add AOCB+2,x
02243 OE29 B7 A3 sta AOCS+3
- 170- Annex 3 : Embedded software
CurrentDrive Page 34, 10:21 27 Jan 1994 Version 1.12 incorporating FP2.11
02244 OE2B B6 A2 lda ADCS+2
02245 OE2D D9 0129 adc ADCB+1,x
02246 OE30 B7 A2 sta ADCS+2
02247 OE32 B6 Al lda ADCS+1
02248 OE34 D9 D128 adc ADCB,x
D2249 OE37 B7 Al sta ADCS+1
02250 OE39 24 02 OE3D bec sampb2
02251 OE3B 3C AO inc ADCS account for carry to highest byte
02252 OE3D 9F sampb2 txa get start point
02253 OE3E AB 03 add 13
02254 OE40 Al 30 cmp IADCBL
02255 OE42 26 01 OE45 bne sampb3
02256 OE44 4F clra wrap round index
02257 OE45 B7 A4 sampb3 sta ADCBP
02258 OE47 B6 A3 lda ADCS+3 copy to PADCA
02259 OE49 B7 B8 sta PADCA+2
02260 OE4B B6 A2 lda ADCS+2
02261 OE4D B7 B7 sta PADCA+1
02262 OE4F B6 Al lda AOCS+1
02263 OE51 B7 B6 sta PADCA
02264 OE53 B6 AO lda ADCS
02265 OE55 AE 04 ldx IADCBD now divide by 4,8,16 etc
02266 OE57 44 sampb4 lsra
02267 OE58 36 B6 ror PADCA
02268 OE5A 36 B7 ror PADCA+1
02269 OE5C 36 B8 ror PADCA+2
02270 OE5E SA decx
02271 OE5F 26 F6 OE57 bne sampb4
02272 OE61 81 rts PADCA now is sum/2An (n:ADCBD)
02274 * ADC Clear Buffer and pointers
02275 OE62 SF adcbc clrx clear ADC buffer, pointer and sum
02276 OE63 4F clra
02277 OE64 B7 A4 sta ADCBP
02278 OE66 B7 AO sta ADCS
02279 OE68 B7 Al sta ADCS+1
02280 OE6A B7 A2 sta ADCS+2
02281 OE6C B7 A3 sta ADCS+3
02282 OE6E 07 0128 adcbc1 sta ADCB,x
02283 OE71 5C incx
02284 OE72 A3 30 cpx IADCBL
02285 OE74 26 F8 OE6E bne adcbe1
02286 0E76 81 rts
02288 * service routine for ADC called from within timer service routine
02289 * MAX132 manual is confusing in its numbering of registers.
02290 * The letters B and A have been substituted for RSO and RS1 respectively
02291 * Hence BA· 00·> Data bits B10 ..B3
02292 * BA = 01 => Status bits and B2 ..BO02293 * BA: 10 -> Data Bits B18 ..B1102294 * BA = 11 -> Invalid02295 * See MAX132 manual for detailed(ish I) explanation of registers and bits
02297 OE77 3C AB adcs inc STATE
02298 OE79 B6 AB lda STATE
02299 OE7B Al OA cmp 110
02300 OE7D 25 75 OEF4 blo adcsz nothing to do
02301 OE7F 26 11 OE92 bne adcs1 greater than 10
02302 OE81 B6 AC lda CHAN move to next channel
02303 OE83 4C inca
02304 OE84 A4 07 and 17 wrap to 3 bits
02305 OE86 B7 AC sta CHAN
02306 OE88 48 asla move up 4 bits as expected by register 1
02307 OE89 48 asla of MAX132
02308 OE8A 48 asla
02309 OE8B 48 asla
02310 OE8C 4C inca select register 1
02311 OE8D CD OEF5 jsr adccom send new channel address
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02312 OE90 20 62 OEF4 bra adcsz now end
02313 OE92 Al 28 adcs1 cmp '40
02314 OE94 24 57 OEED bhs adcs3 greater than lOOms
02315 OE96 A6 42 lda '%01000010 no start,50Hz,awake,vin,BA=01 = status
02316 OE98 CD OEF5 jsr adccom
02317 OE9B A5 40 bit '%01000000 wait for EOC to become high
02318 OE9D 27 55 OEF4 beq adcsz nothing to do
02319 OE9F B7 A7 sta ADCL store status and lsb's
02320 OEA1 A6 44 lda 1%01000100 no start,50Hz,awake,vin,BAs10 => B18..B11
02321 OEA3 CD OEF5 jsr adccom
02322 OEA6 A6 40 lda 1%01000000 no start,50Hz,awake,vin,BA=00 => B10..B3
02323 OEA8 CD OEF5 jsr adccom
02324 OEAB B7 A5 sta ADCH
02325 OEAD A6 C2 lda 1%11000010 start,50Hz,awake,vin,BA=01 => status
02326 OEAF CD OEF5 jsr adccom
02327 OEB2 B7 A6 sta ADCM
02328 OEB4 B6 A7 lda ADCL extract polarity and data bits
02329 OEB6 48 asla
02330 OEB7 48 asla
02331 OEB8 48 asla
02332 OEB9 48 asla
02333 OEBA 48 asla
02334 OEBB 36 A5 ror ADCH move polarity to msb
02335 OEBD 36 A6 ror ADCM
02336 OEBF 46 rora
02337 OECO AE 04 ldx '402338 OEC2 37 A5 adcs2 asr ADCH now move to right justify
02339 OEC4 36 A6 ror ADCM
02340 OEC6 46 rora
02341 OEC7 5A decx
02342 OEC8 26 F8 OEC2 bne adcs2
02343 OECA B7 A7 sta ADCL
02344 OECC B6 AC lda CHAN
02345 OECE 4A deca restore previous channel
02346 OECF A4 07 and '702347 OED1 AE 03 ldx '302348 OED3 mul
02349 OED4 97 tax form an index
02350 OED5 B6 A5 lda ADCH
02351 OED7 E7 70 sta ADCR,x copy to destination
02352 OED9 B6 A6 lda ADCM
02353 OEDB E7 71 sta ADCR+1,x
02354 OEDD B6 A7 lda ADCL
02355 OEDF E7 72 sta ADCR+2,x
02356 OEEl 3F AB clr STATE
02357 OEE3 B6 AD lda SAMCNT increase sample count
02358 OEE5 Al 08 cmp '802359 OEE7 27 OB OEF4 beq adcsz limit at 8
02360 OEE9 3C AD inc SAMCNT
02361 OEEB 20 07 OEF4 bra adcsz
02362 OEED A6 C2 adcs3 lda '%11000010 start,50Hz,awake,vin,BA=01 => status
02363 OEEF CD OEF5 jsr adccom
02364 OEF2 3F AB clr STATE
02365 OEF4 81 adcsz rts
02367 * MAXIM MAX132 ADC communication via SPI
02368 OEF5 ID 02 adccom bclr N132,PC
02369 OEF7 CD OD57 jsr spioi
02370 OEFA 1C 02 bset N132,PC
02371 OEFC 81 rts
02373 * output integer part of FP1
02374 OEFD AE OC fpout ldx 'fk1e6-fprom get constant of 1e6
02375 OEFF CD 07CB jsr fp2lro load FP2 from rom
02376 OF02 CD 0882 jsr fpmul find product
02377 OF05 CD OBEA jsr fpfix
02378 OF08 A6 20 lda ISP output a space
02379 OFOA CD OFA7 jsr zputw
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02380 OFOD A6 2B lda #'+ anticipate plus sign
02381 OFOF brcl 7,FPIHB,fpoutl
02382 OFl3 IF 35 bclr 7,FP1HB clear sign bit
02383 OFl5 A6 20 lda #'- minus sign
02384 OFl7 CD OFA7 fpoutl jsr zputw output sign
02385 OFIA CD OF5F jsr btod binary to decimal conversion
02386 * jsr drnd round up02387 OFlD CD OF48 jsr dprnt in fixed point format x.xxxxx
02388 OF20 81 rts
02390 * output a carriage return and line feed
02391 OF21 CC OF8B fpcrlf jmp crlf
02393 * output a space
02394 OF24 A6 20 fpspac lda #$20 code for a space
02395 OF26 CC OFA7 jmp zputw output and return
02397 * decimal round up if least significant digit is >~5
02398 OF29 AE 05 drnd ldx #5 get least significant digit
02399 OF2B E6 59 lda DMAL+1,x digit #6, ie 7th. digit
02400 OF2D Al 05 cmp #$05 test for range
02401 OF2F 25 16 OF47 blo drndz nothing to do as digit is 0..4
02402 OF31 99 sec force increment
02403 OF32 E6 58 drnd1 lda DMAL,x BCD add
02404 OF34 A9 00 adc flO
02405 OF36 Al OA cmp fl10 decimal adjust
02406 OF38 25 07 OF41 bcs drnd2
02407 OF3A AB 06 add #6
02408 OF3C A4 OF and fI$F
02409 OF3E 99 sec
02410 OF3F 20 01 OF42 bra drnd3
02411 OF41 98 drnd2 clc
02412 OF42 E7 58 drnd3 sta DMAL,x
02413 OF44 SA decx
02414 OF45 2A EB OF32 bpl drnd1
02415 OF47 81 drndz rts
02417 * print decimal string without leading zero suppression
02418 * decimal point after first digit
02419 OF48 SF dprnt clrx
02420 OF49 E6 58 dprntl lda DMAL,x get number
02421 OF4B AB 30 add fI$30 convert to ascii
02422 OF4D CD OFA7 jsr zputw
02423 OF50 5C incx
02424 OF51 A3 01 cpx #1 decimal point after first digit
02425 OF53 26 05 OF5A bne dprnt2
02426 OF55 A6 2E lda fI'. output a decimal point
02427 OF57 CD OFA7 jsr zputw
02428 DF5A A3 07 dprnt2 cpx #7 loop 1
02429 OF5C 26 EB OF49 bne dprntl
02430 OF5E 81 rts
02432 * binary to decimal conversion
02433 OF5F AE 06 btod ldx #6 clear result registers
02434 OF61 6F 58 btod1 clr DMAL,x
02435 OF63 SA decx
02436 OF64 2A FB OF61 bpl btodl
02437 OF66 A6 18 lda fl24 24 loops
02438 OF68 B7 62 sta FPCNTl
02439 OF6A 39 37 btod2 rol FP1LB shift binary pattern
02440 OF6C 39 36 rol FP1MB
02441 OF6E 39 35 rol FP1HB
02442 0F70 AE 06 ldx #6 set up loop counter
02443 OF72 E6 58 btod3 lda DMAL,x decimal double
02444 OF74 49 rola
02445 OF75 Al OA cmp fl10 decimal adjust
02446 OF77 25 07 OF80 bcs btod4
02447 OF79 AB 06 add #6
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02448 OF7B A4 OF and #$F
02449 OF7D 99 sec
02450 OF7E 20 01 OF81 bra btod5
02451 OF80 98 btod4 clc
02452 OF81 E7 58 btod5 sta DMAL,x
02453 OF83 5A decx
02454 OF84 2A EC OF72 bpl btod3
02455 OF86 3A 62 dec FPCNTl
02456 OF88 26 EO OF6A bne btod2
02457 OF8A 81 btod6 rts
02459 * output CR and LF
02460 OF8B A6 00 crlf lda #eR
02461 OF8D AD 18 OFA7 bsr zputw
02462 OF8F A6 OA lda 'LF02463 OF91 20 14 OFA7 bra zputw
02465 * see if there is a character in the receive register and get it
02466 OF93 zget brcl RDRF,SCSR,zgetz
02467 OF97 B6 11 lda SCDAT get character
02468 OF99 99 sec flag a character
02469 OF9A 81 zgetz rts
02471 * wait until there is a received character
02472 OF9B AD F6 OF93 zgetw bsr zget try to get a character
02473 OF9D 24 FC OF9B bcc zgetw wait until successful
02474 OF9F 81 rts
02476 * try to output a character
02477 OFAO zput brcl TDRE,SCSR,zputz
02478 OFA4 B7 11 sta SCDAT send data with carry set
02479 OFA6 81 zputz rts carry set => data sent
02481 * wait until character has been output to buffer
02482 OFA7 AD F7 OFAO zputw bsr zput try to send
02483 OFA9 24 FC OFA7 bcc zputw wait until successful
02484 OFAB 81 rts
02485 OFAC end
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S Y M B 0 l TAB l E
.00010 0226 .00440 0474 .00450 0478 .00460 0408 .00470 04FS .00480 0522 .00490 OS2B .OOSOOOSSB
.00510 0501 .00520 OSF8 .00530 0605 .00540 0619 .00550 0652 .00980 0602 .00990 060F .01000 0849
.01010 0943 .01020 0983 .01041 09DC .01061 09EE .01081 DADO .01101 OA12 .01121 OA24 .01141 OA36
.01161 OA48 .01181 OASA .01200 DADO .01210 OAE3 .01220 OB26 .01230 OB70 .01250 OCCO .01260 DOSE
.01270 0065 .01280 008F .01300 0F12 .01310 OF96 .01320 OFA3 AD 0000 Al 0001 ACHR OOlA
ACK 0007 AClR 001B AOCB 0128 AOCBO 0004 AOCBl 0030 AOCBP 00A4 AOCC 0088 AOCH OOAS
AOCl 00A7 AOClEN 0018 AOCM 00A6 AOCR 0070 AOCS OOAO BlCNT OOCl BLlVl 00C2 BlSTAT OOCO
BP OOBC BS 0008 CHAN OOAC CHR 0018 ClR 0019 CMOBUF 0100 CMOlEN 0028 COPC ODIE
COPR 0010 CPEN 0006 CPHA 0002 CPOl 0003 CR 0000 CTS 0007 DORA 0004 OORB 0005
OORC 0006 OORO 0007 OMAl 0058 EEPGM 0000 EEPPA OOAO ERASE 0003 FCNTO 0050 FCNTl 0051
FCNT2 0052 FCNT3 0053 FCNT4 0054 FCNTS 0055 FCNT6 0056 FCNT7 0057 FCOOE 0068 FE 0001
FLAGS 0067 FPO 0030 FP1 0034 FP1EX 0034 FP1GB DOSF FP1HB 0035 FP1lB 0037 FP1MB 0036
FP1SGN 0063 FP2 0038 FP2EX 0038 FP2HB 0039 FP2lB 003B FP2MB 003A FP2SGN 0064 FP3 003C
FP4 0040 FPS 0044 FP6 0048 FP7 004C FPCNTl 0062 FPERR 0066 FPEXE 0060 FPEXOF 0061
FPRSGN 0065 FPTO DOSE FPTl 0050 FPT2 OOSC FPT3 OOSB FPT4 OOSA FPTS 0059 FREQ 0006
ICF 0007 ICHR 0014 ICIE 0007 IClR 0015 IDLE 0004 IEOG 0001 ILIE 0004 IRQ 0001
lATA 0002 lATB 0001 IF OOOA M 0004 MISO 0002 MODE 00B9 MOOF 0004 MOSI 0003
MSTR 0004 Nl14SH 0003 N1l4SP 0005 N1l4SS 0004 Nl17S 0002 N132 0006 NEEP 0007 NEXT 0001
NF 0002 NlOAC 0004 NRO 0002 NSIS 0001 NSS 0005 NWR 0003 NWRHB 0001 NWRlB 0000
OCF 0006 OCHR 0016 OCIE 0006 OClR 0017 OlVl 0000 OPTl 1FOF OPT2 3FOF OR 0003
PA 0000 PAOCA 00B6 PAOCC 00B2 PAOCR OOAE PAOCST 00B1 PARAM OOBO PARH OOBE PARl OOBF
PB 0001 PC 0002 PCO 0000 PO 0003 P06 0006 PR ODIC QUIET 0000 R8 0007
RAMO 0007 RAMI 0006 RORF 0005 RE 0002 RESET 0005 RIE 0005 RTS 0007 RWU 0001
RX 0000 SAMCNT OOAO SBK 0000 SCBRR 0000 SCCRl OOOE SCCR2 OOOF SCOAT 0011 SClK 0004
SCPO 0004 SCPl 0005 SCRO 0000 SCRl 0001 SCR2 0002 SCSR 0010 SEC 0003 SMOOC 0069
SP 0020 SPCR OOOA SPOAT OOOC SPE 0006 SPIE 0007 SPIF 0007 SPIT 00A8 SPRO 0000
SPRl 0001 SPSR OOOB STATE OOAB T8 0006 TC 0006 TCIE 0006 TCR 0012 TORE 0007
TE 0003 TEMPA OOBB TEMPX OOBA TIE 0007 TINVAl 04E2 TOF 0005 TOlE 0005 TOUT 00A9
TOVF OOAA TSR 0013 TX 0001 WAKE 0003 WCOl 0006 adcbc OE62 adcbcl OE6E adccom OEFS
adccp OAOF adccpl OAE9 adcs OE77 adcs1 OE92 adcs2 OEC2 adcs3 DEED adcsz OEF4 brcl rnacr
brst rnacr btod OFSF btod1 OF6l btod2 OF6A btod3 OF72 btod4 OF80 btodS OF8l btod6 OF8A
eAtb 0347 cAtbl 0349 cC1tb 0379 cC1tbl 037B cCltb2 037.0 e01tb 039A cOltbl 039C cOltb2 039E
easb 030E cash 0321 eashtb 0320 cfig OCFE cfigl 0000 cfig2 0013 cfigtb 0024 chtb 02F3
ehtbl 02FF ehtbx 0309 chtby 030C chtbz 0300 cmd 026A emdA 0330 cmdB 03SF emdC 0367
emdC1 0371 emdO 0388 emdOl 0392 emdH 030A emdHh 03EA emdHl 03F7 cmdHz 03E9 emdI 03A7
emdIl 03B9 emdI2 0302 emdlz 0309 emdl 0404 cmdls 0409 emdM 0410 emdMz 0419 emdP 041A
emdPh 0447 emdPl 0454 emdPz 042C emdQ 0461 emdQ1 0463 cmdR 0471 cmdRl 0475 emdR2 0479
emdR3 047B emdR4 0488 emdS 0495 emdSh 04A8 cmdSl 04BS emdSz 04A7 emdT 04C2 cmdTl 0404
emdT2 04EE emdTbl 0560 emdTb2 0569 emdTz 04FO emdU OS7B emdV OSC3 cmdVl OSCO emdV2 OSE3
emdVz OSE9 emdW OSEA cmdWz 0614 cmdX 0615 cmdY 063B cmdYl 063F cmdZ 064C cmdZz 06SC
cmdtb 0288 cmdz 0287 compx 07EO convb 0705 convbI 070A crlf OF8B cstol 07E7 cstol107EF
cstolz 07F1 decex 0959 decexz 09SF dely rnaer divzer 0002 dprnt OF48 dprnt1 OF49 dprnt2 OFSA
drnd OF29 drnd1 OF32 drnd2 OF41 drnd3 OF42 drndz OF47 eepr OS8F eepw OSAA fabs 0001
fade OOOE fadd 0007 famsk OC6S fbe OOOA fbeq 0001 fbmi 0004 fbne 0002 fbpl 0003
fbr OOOB fbra 0000 fbrdef rnaer fbrtab 0670 fbs OOOB fe rnaer fcall 0005 felr 0000
fent 0000 ferlf OOOC fdee 06EO fdee1 06EF fdiv OOOA fdly OOOC fexit 0007 ffix 0007
fflt 0008 ffrae OOOA ffun OOOC fgmsk DC4B fgmsk1 DCS8 fgmskz OC64 fint 0009 fintp 06BO
fintp1 06C1 fintp2 060C fixerr 0003 fkO OCOE fk1eO OCE2 fklel OCE6 fk1e6 OCEA fksqta OCEE
fksqtb OCF2 fldl 0004 fld2 0006 flexit 0000 flnoex 0001 fmul 0009 fneg 0002 fnop 0000
fopdef rnaer foptab 0650 fout OOOB fplelr OB2F fpllra 073A fpllro 074B fpllx 0760 fplrnax0976
fplrnaz0986 fp1sra 0796 fp1tst 0960 fp21ra 07BA fp21ro 07CB fp21x 0766 fp21x1 076A fp2tst 0964
fp\O undf fpabs OB38 fpade OC93 fpade1 OCB2 fpade2 OCC4 fpade3 OC03 fpadct OC06 fpadd 0800
fpaddO 0805 fpadd1 0816 fpadd2 0810 fpadd3 0824 fpadd4 082B fpaddS 0836 fpadd6 0830 fpadd7 0846
fpadd8 0856 fpadd9 0864 fpadda 0868 fpaddb 086E fpaddz 0871 fpbe OAF6 fpbel OBOO fpbe2 OBOC
fpbez OBOF fpbeq OAA3 fpbmi OAB8 fpbne DAM fpbpl OAB1 fpbr 06E1 fpbra OA98 fpbran OA9F
fpbs OBIO fpeall OABF fpelr OB2F fpent OC78 fpentl OC80 fpentz OC92 fperlf OF21 fpdiv 08AE
fpdivO 08C3 fpdiv1 0809 fpdiv2 08El fpdivz 08EB fpdly OBIO fpdly1 OB22 fpend 0905 fpendl 0912
fpend2 0917 fpendz 0924 fpexit OAC1 fpfix OBEA fpfixl OBFO fpfix2 OC07 fpfixz OC13 fpflt OC21
fpfrac OC30 fpfun 06E7 fpint OC20 fpintl OC33 fpldl 072E fpldla 0731 fpld2 07AE fpld2a 07Bl
fplx 077E fpmul 0882 fpmulO 0891 fpmull 08A2 fpmu12 08AA fpmulz 08AO fpneg OB3B fpnegz OB46
fpnop 0726 fpout OEFO fpoutl OFl7 fppre 08EC fpram 0030 fpret OACO fprom OCOE fpsgn OB47
fpsgnz OBSC fpsldl 0727 fpsld2 07A7 fpspae OF24 fpsqr OBOO fpsqt DB50 fpsqtO OB69 fpsqU OB90
fpsqt2 OBAO fpsqt3 OBA9 fpsqtz OBCF fpsstl 0782 fpstl 0789 fpstla 078C fpstlz 0795 fpsub 07F2
fpsubz 07FF fpswp OB08 fpswp1 OBOA fpsyn OACO fpsynl DADS fptst 0966 fptstz 0975 fpwt OAC4
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eurrentOrive Page 39, 10:21 27 Jan 1994 Version 1.12 incorporating FP2.ll
fpwtz OAee fret 0006 fsgn 0003 fsldl 0001 fsld2 0003 fspac 0000 fsqr 0005 fsqt 0004
fsstl 0002 fstl 0005 fsub 0008 fswp 0006 fsyn 0009 fundef macr funtab 0690 fwt 0008
getpa 02eF get paz 02FO getpw 0420 getpwz 043S getr 0002 getrl 0006 getst OOSF gnb 070F
ibnc 02SD ibnc1 02eO ibnez 02eE imax Oe14 ineex 0952 ineexz 0958 ineg 0872 Irq 1FFA
irqs 0207 main 020S main1 0219 main2 0229 mul maer norm 0925 normO 0932 norml 0940
norm2 0944 normz 0951 nul 02Se over 0001 pades OOM padesz ODSE paneg 043e pmul maer
prot 0527 protl 0531 putem OOEA rdl 0231 rdll 0234 rd12 0250 rd13 0250 rdlz 0269
reset lFFE sampb OOFA sampbl OElS sampb2 OE3D sampb3 OE4S sampb4 OES7 sci lFF6 seis 0205
smadd 0718 smaddl 0710 smaddz 0725 smine 0711 sminez 0717 spi lFF4 spiei 0057 spieilODS8
spis 0203 start 0200 swi lFFC swis 0209 tim lFF8 tims 0062 timsO 0074 timsOa 0086
timsl 008e tims2 00A9 uadd 09AS uaddO 09A6 udiv OA68 udivl OA6E udiv2 OA79 udiv3 OA7A
udivz OA97 umul 0989 unp 04Fl unpl 04FS usub 0987 usubO 0988 zget OF93 zgetw OF98
zgetz OF9A zput OFAO zputw OFA7 zputz OFA6 zramO 0030 zraml 0100 zrame OOFF zrams 0050
zrome 10FF zroms 0200 zveet lFF4
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1 program cc1v15fp;
2 { Program to control current drives with messages sent from host or keyboard}
3 { same as cc1v15f.pas but with additional comments and revised layout }
4 uses
5 dos,crt,ccsup,unit_aO,unit_a1,unit_a2,unit_dd;
6 const
7 file text = 'cc1v15f.dt';{file for ASCII copy of calibration parameters}
8 file=binary = 'cc1v15f.db';{file for binary copy of calibration parameters}
9 { Development History
10 1vl Data types and variables for one drive on COMI
11 1v2 Data TYpes for 1..3 drives but using just 1
12 1v2a minor but essential corrections to 1v2
13 1v3 includes routines to convert 10ngint to hex
14 1v4 major changes to allow 2 drives with scanning
15 1v4a loop state now initialised
16 1v4b wt initialised
17 lv5 auxiliary ADC channels read once every 2 seconds
18 timeout during get reply from drive
19 1v6 Windows and screen-layoutestablished
20 1v6a some variables displayed
21 lv7 Refined presentation
22 lv7a Amplifier 1 shown to 4dp for testing
23 lv8 Warning Box with Blink
24 Time per loop controlled by ticks loop max
25 1v8a Difference between set point and precision adc is also averaged
26 1v9 Host communicationsestablished
27 lvlO Keyboard Entry primitives
28 lvlOb Main program revised into smaller procedures
29 1v10d Keyboard entry almost complete
30 lv10e Mean loop time and loop monitor displayed, Ctrl Left Arrow available
31 lv11 AIM Automatic determinationof gains and offset for precision drive.
32 1vlla Moving average filters rationalised
33 1vllb AIM calibrate via internal source
34 1v11c revised position of initial set sourcethost);
35 1vlld lvllc has strange compile-timeerror
36 lvlle may calibrate p dac
37 lvllf corrected incorrect scope of if in cal p
38 Ivllg uses fp p dac in calibration -
39 Ivllh tests levels with p dac·%10000010...0 to %01111110..0
40 Iv12 AIM to create a file of-calibrationpoints.
41 regression fits now volts per 1sb
42 Iv12a longint declaration in fun(bits..) to give expected results
43 Iv12b regression data stored in stats.xO and yO
44 test and binary files created to store stats
45 lv12c Revised Keywords. Reads calibration file.
46 Does open loop control of dacs using calibration information
47 lv12d corrections to calculation of p code in main control loop
48 lv13 AIM trimming both manual and automatic. revised fi1enemes
49 length of filter for p adc is altered depending on activity
50 for calibration and after keyboard entry
51 1ength=precisionadc filter length otherwise it is shorter
52 1v13a heater is controlled and power estimated. files name.1pt
53 contains resistance of coil then heater in ohms.
54 find nearest index applies to stats type generally
55 lv13c keeps a copy-of the fp last setpoint to decide if look up
56 is needed; - - -
57 lv14 AIM revision of structure for parameters and data files
58 lv14a Reports on time of last calibration
59 lv14b reports current time
60 lv14c white text now included in set source
61 Iv15 AIM new procedure for displaying options
62 stats type now includes temperature in
63 temperature during calibration stored in parameter block
64 estimate of finish time for calibration
65 lv15b drive 1 showed out of range value for fp s dac after calibration
66 lv15c cal finished placed in set dacs, revised-keyboardroutines
67 lv15d AIM major revision of keyboard-entry
68 lv15e beginnings of parameter form
69 Iv15f fully operational
70 lv15fp revised format of source code}
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71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
const
max filter length = 50;
loop time filter length = 25;
stats data max - = 200;
max drive - = 2;
number of parameters _ 2;
space for-parameters • 10;
r ref-- 70.0; {Refererence resistance assumed same for coil and heater}
v-max = 5; { Maximum voltage from dac is 5 volts}
differential range • 2 ; {During keyboard entry limit difference in drives}
max error - = 0.000005;
ticks Y max • 18 * 5 {18.2 ticks per second * number of seconds}
ticks-timeout max • 18 * 3 {18.2 ticks per second * number of seconds}
ticks-loop max • 18;
ticks-clock max • 18; { up_date visible clock once per second}
wait;; 0; -
data_block_null data_block_type. (v:O.O; vs:'O.O '; vv:false);
type {Main}
float = real;
com state type. (idle, command sent, ack received, nack received,
- - valid reply,tlme out,command received,reply sent,
valid-command); - - -= record-
number ,address ,IRQ
last command, last reply
state -
com_type
word;
string;
com state type;
integer; -
longint;
boolean;
error
ticks_timeout
response
end;
file_type • recordinp,out : text;
end;
104 loop state type. (loop idle,
105 - - sent:X, received_X, sent_Y, received_Y, sent_Z, received_Z);
106
107
108
109
110
111
filter_type • recordhistory : array[l .•max_filter_length] of float;
count,index,length,guard : integer;
mean float;
valid : boolean;
end;
112 loop time type. record
113 - .- current tick,last tick longint;
114 filter: filter_type;
115 end;
116 cal_state_type • (cal_idle,cal_start,cal_p,cal_s,cal_finished);
117
118
119
120
121
122
123
124
125
126
stats_type • recordn : integer;
x,y,error: arraY[I ..stats_data_max] of float;
xb,yb,a,b,r,sx,sx2,sy,sy2,sxy,var_x,var_y,cov float;
temperature_in : float
end;
calibrate type. record_ state
p_stats,s_stats
end;
cal state type;
stats_type;
127 param_array_type • array[l •.space_for_parameters] of data_block_type;
128
129
130
131
132
133
param_type • record
valid: boolean;
p_stats,s_stats : stats_type;
case integer of
o : (r coil, r heater: data block type);
1 : (data: param_array_type); -
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135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
134 end;
drive_type = record
number integer;
com com type;
f file type;
longint precision Adc longint;
p dac, s dac, h dac string[4];
p-code,s-code,h-code longint;
s-trim - - integer;
vref,
fp_setpoint, fp_precision_adc,
fp_p_dac, fp_s_dac, fp_h_dac,
fp_agnd, fp_d1, fp_d2,
fp_temperAture_in, fp_temperature_out,
fp last setpoint : float;
nearest-index : integer;
preciSion_ade,agnd,d1,d2,sensor_in,sensor_out string;
loop_state 1oop_state_type;
ticks Y longint;
ticks-loop longint;
padc_fi1ter filter_type;
fp mean error float;
loop_time loop_time_type;
monitor count integer;
cal - calibrate type;
p param_type;
fp power float;
end;-
host_type ..record
com
f
fp setpoint
drive number
drive-id
fault-
end;
com type;
file type;
float;
integer;
char;
boolean;
170 source type • (host pc,keyboard,ca1ibrate);
171 warning_type • (exit:abort,ca1ib);
172 keYboard type • record
173 - data data_b1ock_type;
174 x,y,fl,f2 integer;
175 index integer;
176 first boolean;
177 drive data: array[l..max_drive] of data_block_type;
178 kb drive number: integer;179 end;- -
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
const {Main}
com ref arraY[I..4] of com type ~
- ((number:!; address:$3F8; IRQ 4),
(number:2; address:$2F8; IRQ 3),
(number:3; address:$3E8; IRQ 5),
(number:4; address:$2E8; IRQ 7»;
screen offset hex : array[l..max_drive] of integer" (39,67);
screen:offset:fp : array[I..max_drive] of !n!e~e~ 7J!2~,~~;monitor_char : array[l..4] of char ..( J , -, , - ),
var {Main}
drive array[l..max_drive] of drive_type;
host host type;
kb keybOard_type;
done,flag boolean;
Source : source type;
ticks c1ock,tries,Toop count, reply_count longint;
ExitSave : pointer; -
J,precision ade filter length: integer;
ft :-text;-
fp : file of param_type;
function sign(x : float) : integer;
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210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
201 begin
202 if x>O then
203 sign := 1
204 else
205 if x<O then
206 Sign :- -1
207 else
208 Sign :- 0;
209 end;
fUnction right(s string; n:integer) string:var
start: integer;begin -
start :- length(s)~n+l:
if start<1 then
start :- I:
right :- copy(s,start,n):
end;
function file exists(name: string) boolean;var -
f : file;
begin
{$l-}
assign(f,name);
reset(f);
close(f);
{l+}
file exists :- (IOResult.O) and (name<>");end; _
procedure white text;begin _
TextAttr :- white;
end:
procedure white text with underline;begin _ _ -
TextAttr :- 9;
end;
procedure grey text;begin -
TextAttr :- lightgray;
end;
procedure blinking white text:begin _-
TextAttr :. $8O+whlte:
end;
::76 function ticks : longint:begin
248 ticks :. longint(Ptr($40,$6C)~): {Specific location holds real-time tick}249 end;
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
procedure message(s : string; delay_in_milli_seconds : integer);
var
xmln,xmax,width,depth : byte;
begin {message}
width :. length(s);
if delay In milll seconds<>O thendepth :. 4 _
else
depth :'"5;
xmln :- 40-wfdth div 2 ~ 2;
xmax :~ 4O+wldth div 2 + 2;
openwindow(xmin,lO,xmax,lO+depth,' message ',whlte,$7A);
put string(2,2,s);
if delay in mill; seconds-O thenbegin _ - -
put_strlng(2,3, 'Press any key to continue');
inkey
- 180- Annex 4 : Slave PC software
267 end
268 else
269 delay(delayin milli seconds*1000);
270 closewindow;- - -
271 end; {message}
272 functionlongint_to_hex(number longint;count integer) string;
273 var
274 r : string;
275 i : integer;
276 const
277 hex_table: array[O..15] of char = ('0'.'1'.'2'.'3'.'4'.'5'.'6'.'7'.
278 ·8·.·9·.·A·.·S·.·C·.·0·.·E·.·F·);
279 begin {longintto hex}
280 r := "; --
281 for i :~ count downto 1 do
282 begin
283 r :- hex table[numberand 15] + r;
284 number :; number shr 4;
285 end;
286 longintto hex :. r;
287 end; {longint_to_hex}
288 functionfp to hex(number.scale: float; count: integer): string;
289 begin --
290 fp to hex :- longintto hex(round(number*scale).count);291 end;- - - -
292 functionhex char to value(ch : char) : byte;293 begin - --
294 case ch of
295 ·0·..·9· : hex char to value := ord(ch)-ord('O');
296 'A'..·F· : hex-char-to-value:- ord(ch)-ord('A')+10;
297 else - --
298 hex char to value := 0;299 end; - --
300 end;
301 functionhex_to_longint(hex_string string) longint;
302 var
303 t : longlnt;
304 I : integer;
305 begin
306 If length(hexstring)·Othen
307 hex to longint :. 0
308 else - -
309 begin
310 t :..0;
311 for i :. 1 to length(hexstring)do
312 t:- (t shl 4) + hex char to value(hexstrlng[i]);
313 hex to longint :- t - - - -
314 end; - -
315 end;
316 functionp adc hex to fp(hex string:string): float;317 begin - - - - -
318 P adc hex to fp := 5.0*(hexto longint(hexstring)-$400000)/$200000;319 end; - - - - - -
320 functionmaxI32_hex_to_fp(hex_strlng:string;v : float) : float;
321 var
322 t:string;
323 begin
324 if hex string[I]='O'then
325 t ::-'00'
326 else
327 t := 'FF';
328 max132 hex to fp :=
329 v*(hex to-longint(t+hexstrlng»/(65S*512);330 end; - - -
331 procedureput highlightedstrlng(x.y:lnteger;s:strlng;i:integer);332 begin - -
333 grey_text;
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334 put string(x,y,s):
335 change attribute(x+i-l,y,$9):
336 white text:
337 end;-
338 procedure edit keyboard entry:
339 procedure delete charI var d : data_black_type; i : integer);
340 begin -
341 with d do vs := copy(vs,l,i-l)+right(vs,length(vs)-i)+' ';
342 end;
343 procedure insert_chart var d : data_black_type; var i:integer; code:integer);
344 begin
345 with d do
346 begin
347 vs := copy(vs,l,i-l)+chr(code)+copy(vs,i,length(vs)-i);
348 if i<length(vs) then inc(i);
349 end:
350 end;
351 procedure validate_data( var d:data_block_type; fl,f2 integer);
352 var
353 error code: integer;
354 begin -
355 with d do
356 begin
357 val(strip spaces(vs),v,error code);
358 if error code=O then -
359 update(d,d.v,fl,f2);
360 end:
361 end;
362 begin {edit keyboard entry}
363 with kb do -
364 begin
365 case last key code of
366 CHorne - - begin
367 data.vs := spaces(9);
368 index := 1;
369 end:
370 HOME index := 1;
371 Endkey index :- length(data.vs);
372 Delkey delete char(data,index):
373 RightArrow: wrap up(index,length(data.vs»;
374 LeftArrow: wrap-down(index,length(data.vs»;
375 BS begin
376 if index>l then
377 dec(index);
378 delete char(data,index);
379 end: -
380 ord('-'),ord('.'),ord(' '),ord('O')..ord('9')
381 begin
382 if first then
383 begin
384 data.vs := spaces(length(data.vs»;
385 case last key code of
386 ord('-') : index := 1;
387 ord('.') :
388 begin
389 data.vs := spaces(fl-f2-2)+'O'+spaces(f2+1);
390 index := fl-f2:
391 end:
392 else
393 index := 2;
394 end:
395 end;
396 insert char(data,index,last key code):397 end: _ _ -
398 CR,TAB,STAB,DownArrow,UpArrow validate_data(data,fl,f2);
399 end;
400 first :- false;
401 if data.vv then
402 begin
403 grey_text;
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404 put string(x,y,data.vs);
405 white text;
406 end -
407 else
408 put highlighted string(x,y,data.vs,index);
409 end; - -
410 end; {edit_keyboard_entry}
411 procedure start keyboard entry(value:float; xd,yd,fld,f2d integer);
412 begin - -
413 with kb do
414 begin
415 fl := fld; f2 := f2d; x := xd; y := yd;
416 update(data,value,fl,f2);
417 index := length(data.vs);
418 first := true;
419 put highlighted string(x,y,data.vs,index);
420 data.vv := false;
421 end;
422 end;
423 procedure start drive entry(n integer);
424 begin --
425 with kb do
426 begin
427 kb drive number := n;
428 start keyboard entry(drive[n).fp setpoint,screen offset fp[n),8,9,6);
429 end; - - - --
430 end;
431 procedure set_filter (var f : filter type;
432 new value:float;
433 new=length,new_guard integer);
434 var
435 i : integer;
436 begin {set filter}
437 with f do
438 begin
439 length := new length;
440 guard := new-guard;
441 for i := 1 to length do history[i] := new_value;
442 index := 1;
443 count := 0;
444 mean :- new value;
445 valid :- false;
446 end;
447 end; {set_filter}
448 procedure apply_filter (var f filter_type; new value float);
449 var
450 i: integer;
451 sum : float;
452 begin {apply filter}
453 with f do -
454 begin
455 history[index) := new_value;
456 inc(count);
457 valid := valid or (count>=length+guard);
458 wrap up(index,length);
459 sum ~= 0;
460 for i := 1 to length do sum :- sum+history[i);
461 mean := sum/length;
462 end;
463 end; {apply_filter}
464 procedure set_stats( var s stats_type);
465 var
466 i : integer;
467 begin
468 with s do
469 begin
470 n := 0; sx := 0; sx2 := 0; sy := 0; sy2 := 0; sxy := 0;
471 for i:= to stats_data_max do
472 begin
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473 xCi] := 0: y[i] := 0: error[i] := 0:
474 end:
475 end:
476 end:
477 procedureenter stats(var s: stats_type:xd,yd:f10at):
478 begin -
479 with s do
480 begin
481 inc(n);
482 sx := sx+xd:
483 sx2 := sx2+sqr(xd);
484 sy := sy+yd:
485 sy2 := sy2+sqr(yd);
486 sxy := sxy+xd*yd;
487 x[n] := xd;
488 yen] := yd;
489 end;
490 end;
491 procedureapply_stats(vars: stats_type);
492 var
493 i : integer;
494 begin
495 with s do
496 if n>l then
497 begin
498 xb := sx/n; yb :- sy/n;
499 var x :- (sx2-sqr(sx)/n)/n;
500 var-y := (sy2-sqr(sy)/n)/n:
501 b :; (sxy-(sx*sy)/n)/(sx2-sqr(sx)/n):
502 a := l/n*(sy-b*sx);
503 COy := 0:
504 for i := 1 to n do
505 begin
506 error[i]:- y[i]-(a+b*x[i]);
507 coy := cov+(x[i]-xb)*(y[i]-yb);
508 end:
509 coy :- covIn;
510 r := cov/sqrt(varx*var y);
511 end --
512 else
513 begin
514 a := 0: b :- y[l]: error[l] := 0; r := I:
515 end:
516 end;
517 procedurereport_time_of_1ast_calibration;
518 var
519 time: 10ngint;
520 DT: DateTime;{ from dos unit}
521 begin
522 GetFTime(fp,time):
523 UnpackTime(time,DT);
524 grey text;
525 with-DTdo put string(42,21,'Last calibration'+
526 - copy(timestring(Hour,Min,Sec),1,5)+
527 ' on '+datestring(Year,Month,Day»;
528 put string(42,23,spaces(37»; -
529 white text;
530 end;-
531 procedurereport_current_time;
532 var
533 Year,Month,Day,DayofWeek,Hour,Min,Sec,Secl00: word;
534 begin
535 if abs(ticks-ticksclock»ticks clock max then
536 begin - --
537 ticks.clock:= ticks;
538 GetDate(Year,Month,Day,DayofWeek);
539 GetTime(Hour,Min,Sec,Secl00);
540 grey text;
541 put string(50,22,'Current1y'+ copy(timestring(Hour,Min,Sec),I,5)+
542 -, on '+date_string(Year,Month~Day»;
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543 white text;
544 end;-
545 end;
546 procedurewrite all parameters;
547 procedurewrite_stats(vars stats_type);
548 var
549 i : integer;
550 begin
551 with s do
552 begin
553 writeln(ft,'Temperature(in) = ',temperaturein:7:4);
554 writeln(ft,'Number=',n); -
555 for i := 1 to n do
556 writeln(ft,i:4,' ,,x[i]:11:1,' ,,y[i]:12:8,' ,,error[i]:12:8);
557 writeln(ft,'meanx= ',xb:ll:1,'mean y:= ',yb:12:8);
558 writeln(ft,'a= ',a,'b= ',b,'r= ',r);
559 end;
560 end;
561 var
562 i : integer;
563 begin {writeall parameters}
564 message('Savingparametersand calibrationdata',3);
565 assign(ft,filetext);
566 rewrite(ft); -
567 assign(fp,filebinary);
568 rewrite(fp); -
569 for i :- 1 to max drive do
570 with drive[i]do
571 begin
572 writeln(ft,'Orivez',i);
573 p.p stats :- cal.p stats;
574 p.s-stats := cal.s-stats;
575 writeln(ft,'CoilResistance = ',p.rcoil.vs);
576 writeln(ft,'HeaterResistance-',p.r-heater.vs);
577 writeln(ft,'PrimaryOAC statistics');
578 write stats(p.pstats);
579 writeln(ft,'SecondaryOAC statistics');
580 write stats(p.sstats);
581 write(fp,p); -
582 report time of last calibration;583 end; - - - -
584 close(ft);
585 close(fp);
586 end; {write_all_parameters}
587 procedurerestore_all_parameters;
588 var
589 i : integer;
590 begin {restoreall parameters}
591 for i := 1 to max drive do
592 begin -
593 drive[i].p.valid:- false;
594 for j :- 1 to space for parametersdo
595 drive[i].p.data[j]:=-datablock null;
596 white text; - -
597 end;-
598 if file exists(filebinary)then
599 begin- -
600 assign(fp,filebinary);
601 reset(fp);-
602 message('Restoringparametersand calibrationdata',3);
603 for i :- 1 to max drive do
604 with drive[i]do
605 begin
606 read(fp,p);
607 cal.p stats :- p.p stats;
608 cal.s-stats:= p.s-stats;
609 end; - -
610 reporttime of last calibration;
611 close(fp);- - -
612 end
613 else
614 begin
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615 for i := 1 to max_drive do drive[i].p.valid := false;
616 put string(42,21,'No Previous Calibration');
617 end;-
618 end; {restore_all_parameters}
619 procedure prepare_corn_files(var ft file_type; com corn_type);
620 type
621 direction_type = (input,output);
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
procedure prepare_corn_file( var f : text; corn : corn type;
direction: direction_type);
var
error : word;
options: OptionRecord;
begin {prepare corn file}
with StdOpen do-
begin
In Queue Size
-Out Queue Size
-Port Address
-Int Level
end;
assignOO(f,corn.number);
if direction = input then
reset(f)
else
rewrite(f);
error:= RetOpOO(f,options);
if (error<>O) then
writeln('Unable to read port settings - errore' ,error);
with options do
begin
BaudRate := 9600;
-Parity
-OataBits
-StopBits
-RequireCTS
end;
error:= SetOpOO(f,options);
if (error<>O) then
writeln('Unable to set port settings - error=',error);
end; {prepare corn file}
begin {prepare corn files}
prepare com file(ft.inp,corn,input);
prepare-corn-file(ft.out,corn,output);
end; {prepare=corn_files}
:= 1024;
:= 1024;
:= corn.address;
:= corn.IRQ;
:= 0;
:= 8;
:= 1;
:= false;
659 procedure initialise corn( var com corn_type; channel integer);
660 begin -
661 with corn do
662 begin
663 number := com__ref[channel] .number;
664 address := com ref[channel].address;
665 IRQ := com ref[channe 1] .1RQ;
666 last command := ";
667 last-reply:= ";
668 state:= idle;
669 response := true;
670 end;
671 end;
672 procedure initialise_loop_time(var d drive_type);
673 begin
674 with d.loop time do
675 begin-
676 current tick := ticks;
677 set filter(filter,O,loop time filter length,2);
678 end; - - - -
679 end;
680 procedure initialise_drive(var dr drive_type; channel integer);
681 var
682 i : integer;
683 begin
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684 with dr do
685 begin
686 number := channel;
687 initialise com(com,channel);
688 preparecom files(f,com);
689 case channelof
690 1: drive[IJ.vref:=0.61772;{voltageacrossR44 of DRive I}
691 2: drive[2J.vref:=0.61700;{voltageacrossR44 of DRive2}
692 end;
693 loop state := loop idle;
694 longintprecisionadc := 0;
695 s trim - := 0;-
696 fp setpoint:= 0;
697 fp-lastsetpoint := 1.0e10 {impossiblylarge to force lookup}
698 fp-precisionadc := 0;
699 fp-p dac := 0.0;
700 fp-s-dac:= 0.0;
701 fp-h-dac:= 0.0;
702 fp-agnd := 0.0;
703 fp-dl := 0.0;
704 fp-d2 := 0.0;
705 fp-temperaturein := 0.0;
706 fp-temperature-out:= 0.0;
707 precisionadc := ";
708 agnd := '0;
709 dl :=";
710 d2 :=";
711 sensorin := ";
712 sensor-out:E ";
713 loop state r= loop idle;
714 ticks Y := ticks-ticksY max;
715 ticks-loop:= ticks-ticks-loopmax;
716 set filter(padcfllter,fp-setpolnt,precislonadc filterlength,2);
717 initialiseloop-tlme(dr);- - - -
718 cal.state-:- cal Idle;
719 monitorcount := I;
720 end;-
721 end; {initialise_drive}
722 procedureinitialisehost(varhs host_type;channel integer);
723 begin -
724 with hs do
725 begin
726 initialisecom(com,channel);
727 preparecom flles(f,com);
728 fp setpoint-:=0;
729 fault := false;
730 end;
731 end;
732 proceduresend drive command(vardr drive_type;message string);
733 begin --
734 with dr do
735 begin
736 {$I-}
737 write(f.out,message+chr(13»;
738 {$I+}
739 with com do
740 begin
741 last command := message;
742 last-reply:= ";
743 error := 10Result;
744 state := commandsent;
745 ticks timeout :.-tlcks;
746 end; -
747 end;
748 end; {send_drive_command}
749 proceduresend host reply(varhs host_type;message string);750 begin --
751 with hs do
752 begin
753 {$I-}
754 write(f.out,'K'+message+chr(04»;
- 187 - Annex 4 : Slave PC software
755 {$I+}
756 with com do
757 begin
758 last command := ";
759 last-reply := message;
760 error := IOResult;
761 state := reply sent;
762 end; -
763 end;
764 end; {send_host_reply}
765 procedureget drive reply(vardr : drive_type);
766 const --
767 ack string = 'Y'+chr(13)+chr(10);
768 nack_string= 'N'+chr(13)+chr(10);
769 var
770 ch : char;
771 1en : integer;
772 ts : string;
773 begin {get drive reply}
774 with dr.com do-
775 begin
776 repeat
777 read(dr.f.inp,ch);
778 if ord(ch)<>26then
779 begin
780 last reply := last replY+ch;
781 if rTght(lastreply,length(ackstring))=ackstring then
782 state := ack received; - -
783 if right(lastreply,length(nackstring))=nackstring then
784 state := nack received; - -
785 end; -
786 until ord(ch)=26;
787 if state=ackreceived then
788 begin-
789 if pos(lastcommand,lastreply)-1then
790 begin - -
791 last reply :- copy(lastreply,length(lastcommand)+3,
792 - length(lastreply)-length(lastcommand)-5);
793 state :- valid reply; - -
794 Inc(replycount);
795 If not responsethen
796 begin
797 response :- true;
798 put strlng(screenoffset hex[dr.number],2,spaces(12));799 end; - --
800 end;
801 end;
802 if abs(tIcks-tIcks timeout)>tIcks timeoutmax then803 begin - --
804 send drive command(dr,dr.com.lastcommand);
805 response :; false; -
806 gotoxy(screenoffset hex[dr.number],2);
807 blinkingwhite text;-
808 Write('NoResponse');
809 white text;
810 end; -
811 end;
812 end; {get_drive_reply}
813 procedureget host command(varhs host_type);
814 const --
815 end_string" chr(4);
816 var
817 eh : char;
818 len : integer;
819 ts : string;
820 begin {get host command}
821 with hs.com do
822 begin
823 repeat
824 read(hs.f.inp,ch);
825 if ord(ch)<>26then
826 begin
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827 last command := last command+ch;
828 if rTght(lastcommand,length(endstring»=end stringthen
829 state := commandreceived; - -
830 end; -
831 untilord(ch)=26;
832 if (state=commandreceived)and
833 (length(lastcOmmand)=13)and
834 (copy(lastcOmmand,l,2)='KO')and
835 (copy(last-command,4,l)='V')then
836 with hs do-
837 begin
838 drive id := hs.com.lastcommand[3];
839 if ord(driveid»128 then
840 drive number :a ord(driveid)-$80
841 else - -
842 drive number :~ ord(driveid)-ord('O');
843 fp setpoint:= 5.0/8388608*hexto longint(copy(hs.com.lastcommand,5,8»;
844 if-(drivenumberin[1..2]) and- - -
845 (fp setpoint<5.0)and
846 (fp-setpoint>-5.0)then
847 state := valid command;
848 end; -
849 end;
850 end; {get_host_command}
851 procedureput shadednumber(x,y:integer;number:float;
852 - - f1,f2:integer;flag:boolean);
853 begin
854 if flag then
855 white text
856 else-
857 grey text;
858 put number(x,y,number,f1,f2);
859 white text;
860 end; {put_shaded_number}
861 functionfind_nearest_index(s:stats_type;yd:floa~) integer;
862 var
863 i,j : integer;
864 min difference,differencefloat;
865 begin-{findnearestindex}
866 min difference:.-le5;
867 with s do
868 begin
869 for i :~ 1 to n do
870 begin
871 difference:= abs(s.y[i]-yd);
872 if difference<mindifferencethen
873 begin-
874 j := i;
875 min difference:= difference;
876 end; -
877 end;
878 end;
879 find nearestindex := j;
880 end; {find_nearest_index}
881 procedurecontrol_loop;
882 var
883 drive number : integer;
884 procedurecalc and disp aux adc;885 begin - - - -
886 with drive[drivenumber]do
887 begin {calcand disp aux adc}
888 "greytext; - - -
889 put string(screenoffsethex[drivenumber].15,dl);
890 put-string(screen-offset-hex[drive-number].16,d2);
891 put-string(screen-offset-hex[drive-number).17.sensori );
892 put-string(screen-offset-hex[drive-number),18,sensor-out);
893 white text; - - - -
894 fp agnd := max132hex to fp(agnd.vref);
895 fp-dl := (max132hex to fp(dl.vref)-fpagnd)*24.2;
896 fP:d2 := (max132:hex:to:fp(d2.vref)-fp:agnd)*24.2;
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897 fp temperaturein := (max132hex to fp(sensorin,vref)-fpagnd)*100.0;
898 fp-temperature-out:= (maxI32-hex-to-fp(sensor-out,vref)-fp-agnd)*100.0;
899 put number(screenoffsetfp[drive-number]-I,lS~fpd1,8,4);-
900 put-number(screen-offset-fp[drive-number]-l,16,fp-d2,8,4);
901 put-number(screen-offset-fp[drive-number],17,fptem eraturein,S,2);
902 put-number(screen-offset-fp[drive-number],18,fp-temperature-out,S,2);903 end; - - - - - -
904 end; {calc_and_disp_aux_adc}
905 procedurecalc_and_disp_precision_adc;
906 var
907 i : integer;
908 sum: float;
909 begin {calcand disp precisionadc}
910 with drive[drivenumber]do -
911 begin -
912 grey text;
913 put string(screenoffset hex[drivenumber],6,precisionadc);
914 white text; - - - -
915 put number(screenoffsetfp[drivenumber],5,fpsetpoint,9,6);
916 put-number(screen-offset-fp[drive-number],6,fp-precisionadc,9,6);
917 apply filter(padc-filter:fpreCisionadc); - -
918 fp mean error := padc filter.mean-fpsetpoint;
919 put shadednumber(screenoffsetfp[drivenumber],7,
920 - - fp mean error:9,6,padc-filter.valid);
921 wrap up(monitorcount,4);- -
922 put string(screenoffset fp[drivenumberJ+I0,6,
923 - monitor_char[monitor_countJ);
924 end;
925 end; {calc_and_disp_precision_adc}
926 proceduredisplay_settings;
927 var
928 sum : 1ongint;
929 i: integer;
930 begin {displaysettings}
931 with drive[drive numberJdo
932 begin -
933 grey text;
934 put string(screenoffset hex[drivenumberJ,10,pdac);
935 put-string(screen-offset-hex[drive-numberJ,II,s-dac);
936 put-string(screen-offset-hex[drive-numberJ+S,II:
937 - longintto hexes trim,2»;
938 put string(screenoffset hex[drivenumberJ,12,hdac);
939 white text; - - - -
940 put number(screenoffsetfp[drivenumberJ,10,fpp dac,8,S);
941 put-number(screen-offset-fp[drive-numberJ,II,fp-s-dac,8,5);
942 put-number(screen-offset-fp[drive-numberJ.12.fp-h-dac,8.5);
943 put-number(screen-offset-fp[drive-numberJ.13.fp-power,5.2);
944 with loop time do- - - -
945 begin -
946 last tick := currenttick;
947 currenttick := ticks;-
948 apply fTlter(filter.abs(currenttick-lasttick»;
949 put shadednumber(screenoffset-fp[drivenumberJ.19,
950 - - filter~mean/18.2,5,2.fTlter.valid);
951 end;
952 end;
953 end; {display_settings}
954 procedureauto_trim(var d drive_type);
955 var
956 difference: float;
957 begin
958 with d do
959 begin
960 if padc filter.va1id then
961 begin-
962 difference:= (fp setpoint-padcfilter.mean);
963 if abs(difference)>maxerror then
964 begin -
965 s trim := s trim+sign(difference);
966 set filter(padcfilter,fpsetpoint,4,O);967 end; - - -
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968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
end;
end;
end; {auto_trim}
procedure maintain_constant_power( var d drive_type);
var
max power : float;
begin-{maintain constant power}
with d do - -
begin
max power
fp_h_dac
:= sqr(5/r ref)*p.r coil.v;
:= r ref*sqrt«max power-sqr(fp setpoint/r ref)*p.r coil.v)/
p~r heater.v); - - - -
:= sqr(fp h dac/r ref)*p.r heater.v+
sqr(fp=setpoint/r_ref)*p.r_coil.v;
fp_power
end;
end; {maintain_constant_power}
procedure set dacs(var d : drive_type);
begin -
with d do
begin
case cal.state of
cal idle,cal finished
begin -
if fp setpoint<>fp last setpoint then
nearest index := find nearest index(cal.p stats,fp setpoint);
fp last setpoint := fp setpolnt;- - -
p code:= round(cal.p stats.x[nearest index]);
s-code :- round«fp setpoint-cal.p stats.y[nearest index])/
- cal.s stats.b)+s trim; -
fp p dac := p code*5.0732768; -
fp-s-dac := s-code*S.0/32768;
maintain constant powered);
h code -:= round(fp h dac/5.0*32768);
auto trim(d); --
end; -
cal p
begin
fp p dac :- fp_setpolnt;
fp-s-dac :..0;
maintain constant powered);
p code := round(fp p dac/S.0*32768);s-code :- 0; - -
h-code :- round(fp h dac/S.0*32768);end; - -
cal s
begin
fp p dac := 0;
fp-s-dac := fp setpoint*64;
maintain constant powered);
p code :; 0; -
s-code := round(fp s dac/S.0*32768);
h-code := round(fp-h-dac/S.0*32768);
end; - -
end;
p dac
s-dac
h-dac
:= longint to hex(p code,4);
:= longlnt-to-hex(s-code,4);
:= longint=to=hex(h=code,4);
end;
end; {set_dacs}
begin {control loop}
for drive number := 1 to 2 do
with drlve[drlve number] dobegin -
case drive[drive number].loop state of
loop idle : - -
begin
If abs(ticks-tlcks loop) > ticks loop max thenbegin - --
send drive command(drlve[drlve number],'x');
loop-state-:= sent X; -
ticks_loop :- ticks;
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1039 end;
1040 end;
1041 sent X
1042 begin
1043 get drive reply(drive[drivenumber]);
1044 if corn.state=validreply then
1045 begin-
1046 precisionadc := corn.lastreply;
1047 fp precisionadc:= p adc hex to fp(precisionadc);
1048 calc and disp precisionadc; - - -
1049 loop-state::-receivedX;
1050 end; - -
1051 end;
1052 receivedX :
1053 begin-
1054 if abs(ticks-ticksY) > ticks Y max then
1055 begin-
1056 send drive command(drive[drivenumber],'y');
1057 loop-state-:=sent Y; -
1058 ticks Y := ticks;
1059 end -
1060 else
1061 loop_state:= received_V;
1062 end;
1063 sent Y
1064 begin
1065 get drive reply(drive[drivenumber]);
1066 if com.state=validreply then
1067 with drive[drive-number]do
1068 begin-
1069 agnd := copy(corn.lastreply,l,6);
1070 d1 := copy(corn.last-reply,13,6);
1071 d2 := copy(corn.last-reply,19,6);
1072 sensorin := copy(com.lastreply,25,6);
1073 sensor-out:= copy(corn.last-reply,31,6);
1074 calc and disp aux adc; -
1075 loop-state:=-receivedY;
1076 end; - -
1077 end;
1078 receivedY
1079 begin
1080 set dacs(drive[drivenumber]);
1081 send drive command(drive[drivenumber],'z'+sdac+p dac+h dac);1082 loop-state-:=sent Z; - - - -
10~ ~d; - -
1084 sent Z
1085 begin
1086 get drive reply(drive[drivenumber]);
1087 if corn.state=validreplythen
1088 begin-
1089 loop state := receivedZ;
1090 displaysettings; -
1091 end; -
1092 end;
1093 receivedZ :
1094 begin-
1095 loop state := loop idle;
1096 inc(loopcount); -
1097 end;-
1098 end;
1099 end;
1100 end; {control_loop}
1101 proceduredisplay_options(x,y integer;s:string);
1102 var
1103 i : integer;
1104 begin {displayoptions}
1105 grey text; -
1106 put string(x,y,'Options');
1107 gotoxy(x,y+2);
1108 for i := 1 to length(s)do
1109 begin
1110 if s[i] in ['A'..'Z']then
1111 white text with underline- - -
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1112 else
1113 grey text;
1114 write(s[i]);
1115 end;
1116 end; {display_options}
1117 procedure draw main form;
1118 begin --
1119 clrscr;
1120 horizontal line(l,78,20,l,TextAttr);
1121 vertical lTne(40,21,23,l,TextAttr);
1122 put string2(31,2,'DRIVE l',59,2,'DRIVE 2');
1123 put-string2(26,3,'Floating',54,3,'Floating');
1124 put-string2(3,5,'Set Point',20,5,'V');
1125 put-string2(3,6,'Precision ADC',20,6,'V');
1126 put-string2(3,7,'Mean Difference',20,7,'V');
1127 put-string2(3,8,'Keyboard Entry',20,8,'V');
1128 put-string2(3,10,'Primary DAC',20,10,'V');
1129 put-string2(3,11,'Secondary DAC',20,ll,'V');
1130 put-strlng2(3,12,'Heater DAC',20,12,'V');
1131 put-string2(3,13,'Power'~20,13,'W');
1132 put-string2(3,15,'Amplifier I',20,15,'V');
1133 put-string2(3,16,'Amplifier 2',20,16,'V');
1134 put-string2(3,17,'Temperature in',19,17,chr(248)+'C');
1135 put-string2(3,18,'Temperature out',19,18,chr(248)+'C');
1136 put-string2(3,19,'Mean Loop Time',20,19,'s');
1137 display options(3,21,'Abort Calibrate Exit Host Keyboard');
1138 grey text;
1139 put string(3,2,'Source=');
1140 put-string2(39,3,'HEX',67,3,'HEX');
1141 white text;
1142 end; {draw_main_form}
1143 procedure cursor_control(a,b byte);
1144 var
1145 Regs: Registers;
1146 begin
1147 Regs.AH := 1;
1148 Regs.CH := a;
1149 Regs.CL := b;
1150 Intr(16,Regs);
1151 end;
1152 procedure cursor on;
1153 begin -
1154 cursor control(11,12);
1155 end;-
1156 procedure cursor off;
1157 begin -
1158 cursor control($20,12);
1159 end;-
1160 {$F+}
1161 procedure MyExit;
1162 begin
1163 ExitProc := ExitSave;
1164 close(drive[l].f.inp);
1165 close(drive[l].f.out);
1166 close(drive [2].f.inp);
1167 close(drive[2].f.out);
1168 cursor on;
1169 closewTndow;
1170 clrscr;
1171 end; {MyExit}
1172 {$F-}
1173 function warning(typ : warning_type) : boolean;
1174 const
1175 message: array[O ..2] of string[25]
1176 ('OK to Exit? Y/N',
1177 'OK to Abort? Y/N',
1178 'OK to Calibrate Y/N');
1179 var
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1180 xmin,xmax,width,depth: byte;
1181 reply,done: boolean;
1182 begin {warning}
1183 width := length(message[ord(typ)]);
1184 depth := 4;
1185 xmin := 40-widthdiv 2 - 2;
1186 xmax := 4O+widthdiv 2 + 2;
1187 openwindow(xmin,10,xmax,10+depth,'warning ',white,$FA);
1188 put_string(2,2,message[ord(typ)]);
1189 repeat
1190 inkey;
1191 case last key code of
1192 ord('y'),ord('Y'): begin
1193 reply := true;
1194 done := true;
1195 end;
1196 ord('n'),ord('N') begin
1197 reply := false;
1198 done := true;
1199 end;
1200 end;
1201 until done;
1202 warning := reply;
1203 closewindow;
1204 end; {warning}
1205 procedureflush_host(varhs host_type);
1206 var
1207 ch : char;
1208 begin {flushhost}
1209 repeat-
1210 read(hs.f.inp,ch);
1211 until ord(ch)=26;
1212 end; {flush_host}
1213 functiontest_all_parameters boolean;
1214 var
1215 i,j : integer;
1216 flag : boolean;
1217 begin {test all parameters}
1218 flag := true;
1219 for i :. 1 to max drive do
1220 with drive[I).p-do
1221 begin
1222 valid :- true;
1223 for j := 1 to numberof parametersdo
1224 valid :- valid and-data[j].vv;
1225 flag := flag and valid;
1226 end;
1227 test all parameters := flag;
1228 end; {test=all_parameters}
1229 procedureedit parameters;
1230 const -
1231 screen_offset_param array[l..max_drive)of integer= (29,45);
1232 var
1233 i,j : integer;
1234 local done : boolean;
1235 proceduredraw_form;
1236 var
1237 I,j : integer;
1238 begin {draw form}
1239 clrscr; -
1240 horizontalline(1,57,7,1,TextAttr);
1241 put strlng2(30,2,'ORIVEl',46,2,'ORIVE2');
1242 pui-strlng2(3,4,'CoilResistance',23,4,chr(234»;
1243 put-string2(3,5,'HeaterReslstance',23,5,chr(234»;
1244 displayoptions(3,8,'Continue');
1245 for i :; 1 to max drive do
1246 for j := 1 to numberof parametersdo
1247 with drive[i].p.data[]]do
1248 if vv then
1249 put string(screenoffset param[i),3+j,vs);
1250 end; {draw_form} --
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1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
procedure next entry;
begin -
with drive[i].p do
begin
if not data[j].vv then
update(data[j],O,7,3);start keyboard entry(data[j].v,screen offset param[i] ,j+3,7,3);
end; - - - -
end; {next entry}
procedure cycle pointers;
begin -
case last key code of
CR - -begin
wrap up(j,number of parameters);
if j;l then wrap-up(i,max drive);
end; --
wrap up(i,max drive);
if j>l then dec(j);
if j<number_of_parameters then inc(j);
TAB,STAB
UpArrow
OownArrow
end;
next entry;
end; {cycle_pointers}
begin {edit parameters}
openwindow(11,5,69,16,' Parameters ',white,white);
draw form;
local done := false;
i := 1;
j := 1;
next_entry;
repeat
get key;
case last key code of
ord('c'),ord('C') : beginlocal done := test all parameters;
if not local done then-
message('All parameters must be defined',2);
end;
O ••. ,
else
edit keyboard entry;
end; - -
case last key code of
CR ,TAB,STAB:OownArrow ,UpArrow if kb.data.vv thenbegindrive[i] .p.data[j] := kb.data;
cycle pointers
end -
elsemessage('Invalid Entry' ,i);
end;
until local done;
closewindow;
end; {edit_parameters}
procedure execute_host_command(var hs host_type);
begin
case hs.com.state of
valid command:
begindrive[hs.drive number].fp setpoint := hs.fp setpoint;
{ possibly change length of filter depending on the difference
between hs.fp setpoint and drive[?].fp setpoint }
set filter(drive[hs.drive number].padc filter,
- drive[hs.drive-number].fp setpoint,
precision adc filter length,2);
send host reply(hs,hs.drive id);end; - - -
command received :
begii,-
send host reply(hs,'E');
end; - -
end;
end; {execute_host_command}
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procedure set_source(src source_type);
var
i : integer;
begin {set_source}
source := src;
for i := 1 to max drive do put strlng(screen offset fp[i],8,spaces(12»;
white text; - - --
case source of
host pc begin
- putstring(10,2,'HOSTPC ');
flush host(host);
for i-:= 1 to max drive do
with drive[i] do
begin
cal.state := cal Idle;
fp setpolnt := 0;
set fllter(padc fllter,fp setpoint,
- precision adc filter length,3);
initialise loop time(drlve[I]);-
end; --
end;
keyboard put string(10,2,'KEY80ARO ');
calibrate begin
put string(10,2,'CAlI8RATION');
edit parameters;
for i := 1 to max drive do
drive[i].cal.state := cal start;
end; -
end;
end; {set_source}
procedure keyboard_activity;
var
i : integer;
s : string;
begin {keyboard activity}
get key; -
case source of
keyboard :
case last key code of
ESC - - set source(host pc);
ord('c'},ord('C') if warning(callb) then
set source(calibrate);
done :. warning(exit);
set source(host pc);
{ no key ~> no action };
ord('e'),ord('E')
ord('h'),ord('H')
o
else
with kb do
begin
edit keyboard entry;
if data.vv then
begin
case kb drive number of
1 : begin -
drive data[1] := data;
start-drive entry(2);
end; - -
2 begin
if last key code=TA8 then
start drive entry(1)
else - -
if abs(drive data(I].v-data.v)<=
differential range then
begin -
drive data(2] := data;
drive[1].fp setpoint :a drive data(1].v;
set filter(drlve(I].padc filter,
- drive(1].fp setpoint,
precision adc filter length,3);
drlve[2].fp setpolnt-:= drive data(2].v;
set filter(drlve(2].padc filter,
- drlve[2].fp setpoint,
precision_adc_filter_length,3);
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1395 start drive entry(1);1396 end _ _
1397 else
1398 begin1399 str(differentialrange:3,s);
1400 message('Oifferentialis greaterthan '+s,O);
1401 start drive entry(1);1402 end _ _
1403 end;
1404 end;
1405 end;
1406 end
1407 end;
1408 host pc :
1409 case last key code of
1410 ord('c'Lord('C') if warning(calib)then
1411 set source(calibrate);
1412 ord('e'),ord('E'): done := warning(exit);
1413 ord('k'),ord('K'):
1414 begin
1415 set source(keyboard);
1416 start drive entry(1);1417 end; _ _
1418 end;
1419 calibrate:
1420 case last key code of
1421 ord('a'),ord('A'): if warning(abort)then
1422 begin1423 if file exists(filebinary)then
1424 begin- _
1425 restoreall parameters;
1426 set source(hostpc);1427 end _ _
1428 else1429 message('Cannotabort first calibration',wait);
1430 end;
1431 ord('e'),ord('E'): done := warning(exit);.
1432 end;
1433 end;
1434 end; {keyboard_activity}
1435 procedurecalibrate_cycle;
1436 const
1437 p bits • 7; {7}
1438 s-bits = 6; {6}
1439 p-limit• 2*( 1 shl (p bits-1)- 1);
1440 s-limit• 2*( 1 shl (s=bits-1)- 1);
1441 guard = 3;
1442 proceduredefine setpoint(vard : drive type; k integer);
1443 functionfun(bits,limit,count: integer): float;
1444 const1445 one: longint= 1; { force long integercalculations}
1446 begin {fun}1447 fun := (one shl (16-bits»*5/32768*(count-(limitdiv 2»;
1448 end; {fun}
1449 begin {definesetpoint}
1450 with d do -
1451 begin
1452 case cal.stateof1453 cal p : fp setpoint := fun(p bits,p limit,cal.pstats.n);
1454 cal-s : fp-setpoint:= fun(s=bits,s=limit,cal.s=stats.n)/64;
1455 end; - -1456 set filter(padcfilter,fpsetpoint,precisionadc filter length*k,guard);1457 end; _ _ - - - _
1458 end; {define_setpoint}
1459 proceduredisplay_finish_time;
1460 var1461 numberof samples,ts,tm,th,fth,ftm: longint;
1462 Hour,MTn,Sec,Sec100: word;
1463 begin {displayfinishtime}
1464 numberof samples :; 4*precisionadc filter length+ 2*guard+
1465 _ - (precision_adc_filter_length+guard)*(p_limit+s_limit);
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1466 if drive[l).loop time.filter.valid then
1467 ts := round(drTve[l).loop time.filter.mean/18.2*number of samples)
1468 else - - -
1469 ts := round(number of samples*ticks loop max/18);
1470 tm := ts div 60; - - --
1471 if (ts mod 60»30 then
1472 inc(tm);
1473 th := tm div 60;
1474 GetTime(Hour,Min,Sec,Secl00);
1475 ftm := (Min+tm) mod 60;
1476 fth := (Hour+th+(Min+tm) div 60) mod 24;
1477 grey text;
1478 put string(42,23,'Calibration until '+copy(time_string(fth,ftm,0),1,5)+
1479 - , approx.');
1480 white text;
1481 end; {dTsplay_finish_time}
1482 var
1483 i : integer;
1484 begin {calibrate cycle}
1485 for i := 1 to max drive do
1486 with drive[i).cal do
1487 case state of
1488 cal idle
1489 cal-start :
1490 begin
1491 set stats(p stats);
1492 state := cal p;
1493 define setpolnt(drive[i),2);
1494 drive[T).s trim := 0;
1495 if i=1 then
1496 display finish time;
1497 end; - -
1498 cal p
1499 begin
1500 if drive[i).padc filter.valid then
1501 begin-
1502 enter stats(p stats,drive[i).p code,
1503 - drive[i).padc filter.mean);
1504 if P stats.n=p limit/2 then { record in middle of run}
1505 p stats.temperature in :- drive[i).fp temperature in;
1506 if P stats.n<=p limit-then - -
1507 define setpoint(drive[i),I)
1508 else -
1509 begin
1510 apply stats(p stats);
1511 set stats(s stats);
1512 state := cal s;
1513 define setpolnt(drive[i),2);
1514 end; -
1515 end;
1516 end;
1517 cal s
1518 begin
1519 if drive[i).padc filter.valid then
1520 begin-
1521 enter stats(s stats,drive[i).s code,
1522 - drive[i).padc filter.mean);
1523 if s stats.n=s limit/2 then { record in middle of run}
1524 s stats.temperature in := drive[i).fp temperature in;
1525 if s stats.n<=s limit-then - -
1526 define setpoint(drive[i),I)
1527 else -
1528 begin
1529 apply stats(s stats);
1530 state-:= cal finished;
1531 with drive[i] do
1532 begin
1533 drive[i).fp setpoint := 0;
1534 set filter(padc filter,fp setpoint,
1535 - preclsion_adc_filter_length,3);
1536 end;
1537 end;
1538 end;
- 198 - Annex 4 : Slave PC software
1539 end;
1540 cal finished
1541 end;
1542 end; {calibrate_cycle}
1543 proceduregeneral initialise;
1544 begin -
1545 ExitSave := ExitProc;
1546 ExitProc := @MyExit;
1547 cursoroff;
1548 openwindow(1,1,80,25,'COIL CONTROLLER',white,white);
1549 draw main form;
1550 loop-count:= 0;
1551 reply count := 0;
1552 tries-:=0;
1553 done := false;
1554 precisionadc filter length := 10;
1555 ticks clock :; ticks;
1556 end; {general_initialise}
1557 begin {main}
1558 general initialise;
1559 initialisedrive(drive[l],l);
1560 initialise-drive(drive[2],2);
1561 initialise-host(host,3);
1562 restoreall parameters;
1563 if drive[l]~p.validand drive[2].p.validthen
1564 set source(hostpc)
1565 else - -
1566 set_source(calibrate);
1567 repeat
1568 keyboardactivity;
1569 case source of
1570 host pc: begin
1571 - get host command(host);
1572 executehost command(host);
1573 end; - -
1574 calibrate begin1575 if (drive[I].cal.state~calfinished)and
1576 (drive[2].cal.state=cal-finished)then
1577 begin-
1578 drive[I].p.valid:- true;
1579 drive[2].p.valid:- true;
1580 write all parameters;
1581 set sQurce(hostpc);
1582 end - -
1583 else
1584 calibratecycle
1585 end;-
1586 end;
1587 controlloop;
1588 inc(tries);1589 { gotoxy(10,21);write(loopcount:6,replycount:6,tries:8);}
1590 reportcurrenttime; - -
1591 unti1 done; -
1592 clrscr;
1593 halt; {closefiles/cornsvia MyExit}
1594 end. {main}
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1595 Unit ccsup;1596 { Unit for supporting keyboard, window and screen operation
1597 copied from sup1v19.pas under development by D.C. Dyer
1598 }
1599 interface
1600 uses dos,crt,win;
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
type
float = real;
char set = set of char;
data-block type = record- - v float;
vs : string[12];
vv : boolean
line string
TitleStrPtr
WinRecPtr
WinRec
end;
= string[80];
'"ATitleStr;= AWinRec;
'"recordNext: WinRecPtr;
State: WinState;
Title: TitleStrPtr;
TitleAttr, FrameAttr:
Buffer: Pointer;
end;
Byte;
1619 const
1620 BELL'" 7;
1621 BS '"8;
1622 LF = 10;
1623 CR = 13;
1624 TAB = 9;
1625 ESC '"27;
1626 STAB· 256+15;1627 F1 & 256+59; F2 = 256+60; F3 '"256+61; F4 = 256+62; F5 = 256+63;
1628 F6 = 256+64; F7 • 256+65; F8 '"256+66; F9 '"256+67; FlO '"256+68;
1629 F11 '"256+133; F12 = 256+134;1630 SF1 = 256+84; SF2 '"256+85; SF3 '"256+86; SF4 = 256+87; SF5 = 256+88;
1631 SF6 a 256+89; SF7· '"256+90; SF8 - 256+91; SF9 '"256+92; SF10 = 256+93;
1632 SF11 = 256+135; SF12 = 256+136;1633 CF1 '"256+94; CF2 = 256+95; CF3 '"256+96; CF4 = 256+97; CF5 = 256+98;
1634 CF6 • 256+99; CF7 '"256+100; CF8 • 256+101; CF9 = 256+102; CF10 = 256+103;
1635 CF11 • 256+137; CF12 = 256+138;1636 AF1 • 256+104; AF2 = 256+105; AF3 • 256+106; AF4 • 256+107; AF5 • 256+107;
1637 AF6 • 256+109; AF7 = 256+110; AF8 & 256+111; AF9 '"256+112; AF10 '"256+113;
1638 AF11 '"256+137; AF12 '"256+138;1639 ALT1 & 256+120; ALT2 • 256+121; ALT3 & 256+122; ALT4 = 256+123; ALT5 = 256+124;
1640 ALT6. 256+125; ALT7 a 256+126; ALT8 '"256+127; ALT9 '"256+128; ALTO = 256+129;
1641 ALTA. 256+30; ALTB· 256+48; ALTC· 256+46; ALTO'" 256+32; ALTE· 256+18;
1642 ALTF • 256+33; ALTG. 256+34; ALTH '"256+35; ALTI = 256+23; ALTJ = 256+36;
1643 ALTK. 256+37; ALTL '"256+38; ALTM = 256+50; ALTN = 256+49; ALTO'" 256+24;
1644 ALTP '"256+25; ALTQ = 256+16; ALTR'" 256+19; ALTS = 256+31; ALTT '"256+20;
1645 ALTU • 256+22; ALTV = 256+47; ALTW '"256+17; ALTX = 256+45; ALTY = 256+21;
1646 ALTZ = 256+44;
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
Home = 256+71; UpArrow
LeftArrow = 256+75; RightArrow
DownArrow '"256+80; PgDn
Delkey = 256+83; CPrtSc
CRightArrow = 256+116; CEndkey
CHome '"256+119; CPgUp
= 256+72; PgUp= 256+77; Endkey
'"256+81; lnsertkey
= 256+114; CLeftArrow= 256+117; CPgDn
= 256+132;
= 256+73;= 256+79;= 256+82;
'"256+115;
= 256+118;
number set
f11ename set
: char set = ['0'..'9','.','-'];
char-set = ['A' .. 'Z','a' .. 'z','O' .. '9',' ','''','$','-','!',
- t",'%','&','_','{','}','(',')',7'@"'c',chr(44»);
char set = [chr(32)..chr(126)];all set
var
page number
relative mode
last key-code
TopWTndow
WindowCount
Regs
byte;
boolean;
integer;
WinRecPtr;
Integer;
Registers;
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1664 procedurebeep;
1665 function extended read key integer;
1666 procedureget key;- -
1667 procedure inkey;
1668 function test key(key code: integer) : boolean;
1669 function spaces(number: byte) : string;
1670 function strip spaces(s : line string) : string;
1671 function date string(year,month,day: word) : string;
1672 function time-string(hour,minute,second:word) : string;
1673 function htod(t: char) : byte;
1674 function decimal(hx: string) : longlnt;
1675 procedureexpand window;
1676 procedurecontractwindow;
1677 procedurewrap up(-varn : integer;limit integer);
1678 procedurewrap-down(var n : integer:limit: integer):
1679 procedureset video mode{mode : byte):
1680 procedureblink enable(flag: boolean):
1681 procedureset page(n : byte):
1682 procedureset-cursor(x,y: byte):
1683 procedureget-char(x,y: byte: var character,attribute: byte);
1684 procedureput-char(character,attribute: byte):
1685 procedureput-string(x,y: byte: s : string):
1686 procedureput-strlng2(x1,y1:byte:s1:strlng:x2,y2:byte:s2:string);
1687 procedureput-number(x,y: byte: n : float: f1,f2 : byte):
1688 procedureput-stringand number(x1,y1:byte:s1:string:
1689 - - - x2,y2:byte:n:float:f1,f2 :byte);
1690· procedurechange attribute(x,y,newattribute: byte);
1691 procedurehighlightllne(xmin,xmax~y,newattribute: byte );
1692 procedurewrite boarderchar(x,y,characterindex,attribute: byte);
1693 procedurehorizontalllne(xa,xb,y: integer; width,attrlbute: byte);
1694 procedurevertical line(x,ya,yb: integer; width,attribute: byte);
1695 procedureleft line(x,ya,yb,wldth,attrlbute: byte);
1696 procedureright llne(x,ya,yb,width,attrlbute: byte);
1697 proceduretop line(xa,xb,y,wldth,attribute: byte);
1698 procedurebottom line(xa,xb,y,wldth,attrlbute: byte);
1699 proceduredraw box(xmin,ymln,xmax,ymax,width,attrlbute: byte);
1700 procedureupdate(varn : data block type: v : float; f1,f2 : byte);
1701 procedureedit line(xa,xb,y,nextattribute: byte; var s : line string;
1702 - allowed set: char set); -
1703 procedureget full strlng(xa,xb,y,next-attribute: byte; var s line_string;
1704 - - allowed set: char set);
1705 procedureedit number(xa,xb,y,edltcolour, fl,f2 : byte; var d data_block_type);
1706 procedureget number(xa,xb,y,edltcolour: byte; f1,f2 : byte;
1707 - var d : data-blocktype);
1708 procedurefull window; --
1709 procedureclear screen area(xa,ya,xb,yb: byte);
1710 procedureActlveWlndow(Actlve:Boolean);
1711 procedureOpenWlndow(X1,V1, X2, V2: Byte; T: TltleStr;TAttr, FAttr: Byte);
1712 procedureCloseWindow;
1713 implementation
1714 var
1715 character,attribute byte;
1716 procedurebeep;
1717 begin
1718 Sound(500);Delay(25);NoSound;
1719 end;
1720 function extended read key: integer;
1721 { Returns 0 If no key Is pressed
1722 n if an ASCII key is pressed
1723 256+n for extendedkeys like F1 or Alt-1 etc.
1724 See Pages 135 and 478 of The IBM PC and PS/2 by Peter Norton }
1725 var
1726 Ch char;
1727 Code integer;
1728 begin
1729 Code := 0;
1730 Ch:= '0;
1731 If KeyPressedthen
1732 begin
1733 Ch := ReadKey;
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1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
if Ch = 110 then
begin
Code := 256;
Ch := ReadKey;
end;
end;
extended read key := Code + ord(Ch);end; --
procedure get key;
{ assigns value to last key code}begin - -
last key code := extended read key;end; - - - -
procedure inkey;
{ waits for key and returns extended code}
begin
repeat
last key code := extended read key;
until last-key code<>O; - -
end; --
function test key(key code: integer) : boolean;
{ compares last key code with parameter}begin --
get key;
if last key code=key code then
test key := true -
else -
test key := false;
end; -
function spaces(number : byte) string;
{ returns a string of spaces}
var
i : integer;
t : line string;
begin -
for i := 1 to number do t(i] :=
teO] :- chr(number);
, '.,
spaces := t;
end;
1773 function strip spaces(s : line string) string;
1774 { remove leading and trailing spaces}
1775 var
1776 ts : line string;
1777 begin -
1778 ts := s;
1779 while copy(ts,I,I)=' , do
1780 ts :~ copy(ts,2,length(ts)-1);
1781 while copy(ts,length(ts),I)=' , do
1782 ts := copy(ts,I,length(ts)-I);
1783 strip spaces := ts;
1784 end;-
1785 function date string(year,month,day : word) : string;
1786 const -
1787 month_names array(I..12] of string[3] = (
1788 'Jan','Feb','Mar','Apr','May','Jun',
1789 'Jul','Aug','Sep','Oct','Nov','Dec');
1790 var
1791 ts,t line_string;
1792 begin
1793 str(Day:2,ts);
1794 ts :..ts+' 'i11lOnthnames(month]+' ';
1795 str(Year,t); ts :=-ts+copy(t,3,2);
1796 date string := copy(ts+spaces(8),1,9);
1797 end;-
1798 function time_string(hour,minute,second word) string;
1799 var
1800 ts,t : line_string;
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1801
1802
1803
1804
1805
1806
1807
begin
ts := ";
str(Hour,t);
str(Minute,t)
str(Second,t)
time string:
end; -
if length(t)=l then t .= 'O'+t; ts := ts+t+':';
if length(t)=l then t := 'O'+t; ts := ts+t+':';
if length(t)=l then t .= 'O'+t; ts := ts+t;
ts;
1808 function htod(t : char) : byte;
1809 { convert a hexadeximal character to byte valye 0..15 }
1810 begin
1811 case t of
1812 '0'..'9' htod:= ord(t)-ord('O');
1813 'A'..'F' htod:= ord(t)-ord('A')+10;
1814 else
1815 begin
1816 write(chr(7»;
1817 htod := 0;
1818 end;
1819 end { case }
1820 end;
1821 function decimal(hx : string) : longint;
1822 { convert hexadecimal string into decimal}
1823 var
1824 i: Integer;
1825 temp : 1onglnt;
1826 begin
1827 temp := 0;
1828 for i := 1 to length(hx) do
1829 temp := temp*16+htod(hx[i]);
1830 decimal := temp;
1831 end;
1832 procedure expand window;
1833 begin -
1834 dec(windmin,$0101);
1835 inc(windmax,$0101);
1836 end;
1837 procedure contract window;
1838 begin -
1839 inc(windmin,$0101);
1840 dec(windmax,$OlOl);
1841 end;
1842 procedure wrap up( var n integer; limit integer);
1843 begin -
1844 if n<limit then
1845 inc(n)
1846 else
1847 n := 1;
1848 end;
1849 procedure wrap down( var n integer; limit integer);
1850 begin -
1851 if n>l then
1852 dec(n)
1853 else
1854 n := 1imit;
1855 end;
1856 procedure set video mode(mode byte);
1857 begin --
1858 with Regs do
1859 begin
1860 AH := 0; { Set mode}
1861 AL := mode;
1862 Intr(l6,Regs);
1863 end;
1864 end;
1865 procedure blink enable(flag boolean);
1866 begin -
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1867 with Regs do
1868 begin
1869 AH := 16; {Colour palette interface}
1870 AL := 3; {Blink option}
1871 if flag then
1872 BL := 1 {Blink on}
1873 else
1874 BL := 0; {Blink off}
1875 Intr(16,Regs);
1876 end;
1877 end;
1878 procedure set page(n : byte);
1879 { selects a page and makes it active}
1880 begin
1881 with Regs do
1882 begin
1883 AH := 5; { Set active page number}
1884 page number := n;
1885 AL :; n;
1886 Intr(16,Regs);
1887 end;
1888 end;
1889 procedure set cursor(x,y byte);
1890 begin -
1891 with Regs do
1892 begin
1893 AH :- 2; { Set cursor position}
1894 if relative mode then
1895 begin -
1896 OH := y+hi(WindMin)-l;
1897 OL :- x+lo(WindMin)-l;
1898 end
1899 else
1900 begin
1901 OH :- y;
1902 OL := x;
1903 end;
1904 BH := page number;
1905 Intr(16,Regs);
1906 end;
1907 end;
1908 procedure get char(x,y byte; var character,attribute byte);
1909 begin -
1910 set cursor(x,y);
1911 with Regs do
1912 begin
1913 AH := 8; { read character and attribute}
1914 BH := page number;
1915 Intr(16,Regs);
1916 character := AL;
1917 attribute := AH;
1918 end;
1919 end;
1920 procedure put char(character, attribute byte);
1921 begin -
1922 with Regs do
1923 begin
1924 if attribute=O then
1925 AH :- 10 { write character}
1926 else
1927 AH :- 9; { write character and attribute}
1928 AL := character;
1929 BH := page number;
1930 BL := attribute;
1931 CX := 1;
1932 Intr(16,Regs);
1933 end;
1934 end;
1935 procedure put_string(x,y byte; s string);
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1936 var
1937 i : integer;
1938 begin
1939 if length(s)<>O then
1940 for i := 1 to length(s) do
1941 begin
1942 set cursor(x+i-1,y);
1943 put-char(ord(s[i]),textattr);
1944 end; -
1945 end;
1946 procedure put string2(x1,y1:byte;s1:string;x2,y2:byte;s2:string);
1947 begin -
1948 put string(x1,y1,s1);
1949 put-string(x2,y2,s2);
1950 end; -
1951 procedure put_number(x,y : byte; n float; f1,f2 byte);
1952 var
1953 s : line string;
1954 begin-
1955 str(n:f1:f2,s);
1956 put string(x,y,s);
1957 end; -
1958 procedure put string and number(x1,y1:byte;s1:string;
1959 - - - x2,y2:byte; n:float; f1,f2 :byte);
1960 begin
1961 put string(x1,y1,s1);
1962 put-number(x2,y2,n,f1,f2);
1963 end; -
1964 procedure change_attribute(x,y,new_attribute byte);
1965 var
1966 old x,old y,ch,attr : byte;
1967 begin- -
1968 old x := wherex;
1969 old-y := wherey;
1970 get-char(x,y,ch,attr);
1971 put-char(ch,newattribute);
1972 gotoxy(old x,old y);
1973 end; --
1974 procedure highlight_line(xmin,xmax,y,new_attribute byte);
1975 var
1976 x : integer;
1977 begin
1978 for x :- xmin to xmax do change attribute(x,y,new attribute);
1979 end; --
1980 procedure write_boarder_char(x,y,character_index,attribute: byte);
1981 var
1982 next character, current character, current attribute: byte;
1983 const - - -
1984 character table: array[1..12] of byte =
1985 (218,191,217,192,196,179,201,187,188,200,205,186);
1986 merge table: array[1..12,1..40] of byte =
1987 «(195,197,181,215,210,184,185,199,187,188,
1988 208,190,194,195,197,194,195,194,197,198,
1989 199,200,201,202,203,204,209,206,216,208,
1990 209,210,211,198,213,214,215,216,197,218),
1991 (180,180,181,182,183,184,185,182,187,188,
1992 189,181,191,197,197,194,197,194,197,198,
1993 215,200,201,202,203,204,209,206,207,208,
1994 209,210,208,198,213,214,215,216,180,194),
1995 (180,180,181,182,183,181,185,182,187,188,
1996 189,190,180,193,193,197,197,193,197,198,
1997 215,200,201,202,203,204,207,206,207,208,
1998 216,210,208,212,198,210,215,216,217,197),
1999 (195,197,181,215,210,181,185,199,187,188,
2000 208,190,197,192,193,197,195,193,197,198,
2001 199,200,201,202,203,204,207,206,207,208,
2002 216,210,211,212,198,214,215,216,193,195),
2003 (197,197,181,215,210,184,185,215,187,188,
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2004 208,190,194,193,193,194,197,196,197,198,
2005 215,200,201,202,203,204,205,206,207,208,
2006 209,210,208,212,213,210,215,216,193,194),
2007 (179,180,181,182,183,181,185,186,187,188,
2008 189,181,180,195,197,197,195,197,197,198,
2009 199,200,201,202,203,204,216,206,216,208,
2010 216,210,211,198,198,214,215,216,180,195),
2011 (201,201,203,204,201,203,206,204,203,206,
2012 204,203,201,201,201,201,201,201,201,201,
2013 204,204,201,206,203,204,203,206,203,204,
2014 203,201,204,201,201,201,204,203,201,201),
2015 (187,187,187,185,187,187,185,185,187,185,
2016 185,187,187,187,187,187,187,187,187,202,
2017 185,206,203,206,203,206,203,206,203,185,
2018 203,187,185,203,203,187,185,203,187,187),
2019 (188,188,188,185,185,188,185,185,185,188,
2020 188,188,188,188,188,188,188,188,188,202,
2021 185,202,206,202,206,206,202,206,202,188,
2022 202,185,188,202,203,185,185,202,188,188),
2023 (200,200,202,204,204,202,206,204,206,202,
2024 200,202,200,200,200,200,200,200,200,200,
2025 204,200,204,202,206,204,202,206,202,202,
2026 202,203,200,200,200,204,204,202,200,200),
2027 (216,216,216,206,203,209,206,206,203,202,
2028 202,207,209,207,207,209,216,205,216,216,
2029 206,202,203,202,203,206,205,206,207,202,
2030 209,203,202,207,209,203,206,216,207,209),
2031 (186,182,185,182,182,185,185,186,185,185,
2032 182,185,182,199,215,215,199,215,215,204,
2033 199,204,204,206,206,204,206,206,206,215,
2034 206,215,199,204,204,199,215,206,182,199)
2035 );
2036 begin
2037 get char(x,y,currentcharacter,currentattribute);
2038 case current characterof _
2039 179..218 :-
2040 next character := merge_table(character_i~dex,current_character-178];
2041 else _
2042 next character := character_table(character_index];
2043 end;
2044 put char(next character,attribute);2045 end; _ _
2046 procedure horizontal_line(xa,xb,y: integer; width,attribute byte);
2047 var
2048 i : integer;
2049 begin
2050 if xa<-xb then
2051 for i := xa to xb do write boarder char(i,y,5+6*(width-l),attribute);2052 end; _ _
2053 procedurevertical_line(x,ya,yb: integer; width,attribute: byte);
2054 var
2055 i : integer;
2056 begin
2057 if ya<=yb then
2058 for i := ya to yb do write boarder char(x,i,6+6*(width-l),attribute);2059 end; _ _
2060 procedure left_line(x,ya,yb,width,attribute: byte);
2061 var
2062 offset: shortint;
2063 begin
2064 offset := 6*(width-l);
2065 write boarder char(x,ya,l+offset,attribute);
2066 write-boarder-char(x,yb,4+offset,attribute);
2067 vertical line(x,ya+l,yb-l,width,attribute);
2068 end; _
2069 procedure right_line(x,ya,yb,width,attribute byte);
2070 var
2071 offset: shortint;
2072 begin
2073 offset := 6*(width-1);
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2074 write boarder char(x,ya,2+offset,attribute);
2075 write-boarder-char(x,yb,3+offset,attribute);
2076 vertical line(x,ya+1,yb-1,width,attribute);
2077 end; -
2078 procedure top_line(xa,xb,y,width,attribute : byte);
2079 var
2080 offset: shortint;
2081 begin
2082 offset := 6*(width-1);
2083 write boarder char(xa,y,l+offset,attribute);
2084 write-boarder-char(xb,y,2+offset,attribute);
2085 horizontal line(xa+1,xb-1,y,width,attribute);
2086 end; -
2087 procedure bottom_line(xa,xb,y,width,attribute byte);
2088 var
2089 offset: shortint;
2090 begin
2091 offset :- 6*(width-1);
2092 write boarder char(xa,y,4+offset,attribute);
2093 write-boarder-char(xb,y,3+offset,attribute);
2094 horizontal line(xa+1,xb-1,y,width,attribute);
2095 end; -
2096 procedure update(var n : data_black_type; v : float; f1,f2 byte);
2097 begin
2098 n.v := v;
2099 str(v:f1:f2,n.vs);
2100 n.vv :- true;
2101 end;
2102 procedure draw box(xmin,ymin,xmax,ymax,width,attribute byte);
2103 begin -
2104 top line(xmin,xmax,ymin,width,attribute);
2105 bottom line(xmin,xmax,ymax,width,attribute);
2106 left line(xmin,ymin,ymax,width,attribute);
2107 right line(xmax,ymin,ymax,width,attribute);
2108 end;-
2109 procedure edit line(xa,xb,y,next attribute byte; var s line_string;
2110 - allowed_set - char_set);
2111 var
2112 i : integer;
2113 ts,ta : line string;
2114 x,character,attribute byte;
2115 done,first : boolean;
2116 procedure write_string;
2117 var
2118 i : integer;
2119 begin
2120 for i := x to xb do
2121 begin
2122 set cursor(i,y);
2123 put-char(ord(ts[i-xa+1]),0);
2124 end; -
2125 set cursor(x,y)
2126 end; -
2127 procedure move right;
2128 begin -
2129 if (x<xb) then x := x+1;
2130 end;
2131 procedure move left;
2132 begin -
2133 if x>xa then x :- x-I;
2134 end;
2135
2136
2137
2138
procedure move end;
begin -
x := xb;
while (copy(ts,x-xa+1,l)=' ') and (x>=xa) do x := x-I;
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2139 move right;
2140 end; -
2141 proceduredelete char;
2142 begin -
2143 ts := copy(ts,I,x-xa)+copy(ts,x-xa+2,length(ts)-(x-xa+l»+'';
2144 write string;
2145 end;-
2146 procedurerestore_attributes;
2147 var
2148 i : integer;
2149 begin
2150 for I := xa to xb do
2151 begin
2152 set cursor(i,y);
2153 put-char(ord(ts[l-xa+l]),ord(ta[i-xa+l]»;
2154 end; -
2155 set cursor(xa,y);
2156 end; -
2157 begin
2158 ts := ";
2159 ta := ";
2160 for i := xa to xb do
2161 begin
2162 get char(i,y,character,attribute);
2163 ts := tS+chr(character);
2164 ta := ta+chr(attribute);
2165 put char(character,nextattribute);
2166 end; - -
2167 x .= xa;
2168 done := false;
2169 first := true;
2170 repeat
2171 set cursor(x,y);
2172 inkey;
2173 case last key code of
2174 Horne - : x := xa; {horne}
2175 LeftArrow move left; {left }
2176 RightArrow: move-right; {right }
2177 Endkey: move-end; {right edge of string}
2178 Delkey delete_char;{ delete}
2179 SS begin { delete left}
2180 move left;
2181 deletechar;
2182 end; -
2183 127 begin { move to far left and clear}
2184 x := xa;
2185 ts := spaces(xb-xa+l);
2186 write string;
2187 end; -
2188 32..255 if chr(lastkey code) in allowedset then
2189 begin {-allowedcharacter} -
2190 if first and (ts<>spaces(xb-xa+l»then
2191 ts := spaces(xb-xa+1);
2192 insert(chr(lastkey code),ts,x-xa+1);
2193 ts := copy(ts,1:length(ts)-1);
2194 write string;
2195 move right;
2196 end; -
2197 CR,ESC,256..512 done:= true;
2198 end;
2199 first := false;
2200 until done;
2201 s := ts;
2202 s := strip spaces(ts);
2203 put string(xa,y,copy(s+spaces(xb-xa+1),1,xb-xa+1»;
2204 restoreattributes;
2205 put strTng(xa,y,copy(s+spaces(xb-xa+1),1,xb-xa+1»;
2206 set-cursor(xa,y);
2207 end; -
2208 procedureget_full_string(xa,xb,y,next_attributebyte; var s line_string;
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2209 allowed set char_set);
2210 begin
2211 repeat
2212 edit line(xa,xb,Y,next attribute, $, allowed_set);
2213 until pose' ',s)=O; -
2214 end;
2215 procedure edit_number(xa,xb,y,edit_colour, fl,f2 byte; var d data_block_type);
2216 var
2217 i,code: integer;
2218 done : boolean;
2219 ts : line string;
2220 begin -
2221 done := false;
2222 repeat
2223 edit line(xa,xb,y,edit colour,ts,number set);
2224 ts :; strip spaces(ts); -
2225 if ts=" then
2226 begin
2227 done := true;
2228 with d do
2229 begin
2230 vv := false; v := 0; vs :=
2231 end;
2232 end
2233 else
2234 begin
2235 val (ts,d.v,code);
2236 if code=O then
2237 begin
2238 str(d.v:fl:f2,d.vs);
2239 if length(d.vs)<=(fl) then
2240 begi"
2241 d.vv := true;
2242 write(d.vs);
2243 done := true;
2244 end;
2245 end;
2246 end;
2247 until done;
2248 end;
2249 procedure get number(xa,xb,y,edit colour: byte; fl,f2 byte;
2250 - var d : data-blOCK type);
2251 begin - -
2252 repeat
2253 edit number(xa,xb,y,edit colour,fl,f2,d);
2254 until-d.vv or (length(d.vs)=O);
2255 end;
2256 procedure full window;
2257 begin -
2258 wlndow(I,1,80,25);
2259 end;
2260 procedure clear_screen_area(xa,ya,xb,yb byte);
2261 var
2262 wmln, wmax : word;
2263 begin
2264 wmin := windmin;
2265 wmax := windmax;
2266 window(xa,ya,xb,yb);
2267 clrscr;
2268 window(lo(wmin),hi (wmin),lo(wmax),hi (wmax»;
2269 end;
2270 procedure ActiveWindow(Active: Boolean);
2271 begin
2272 if TopWindow <> nil then
2273 begin
2274 UnFrameWin;
2275 with TopWindowA do
2276 if Act ive then
2277 FrameWin(TitleA• OoubleFrame, TitleAttr, FrameAttr)
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2278 else
2279 FrameWin(TitleA,SingleFrame,FrameAttr,FrameAttr);2280 end;
2281 end;
2282 procedureOpenWindow(X1,Yl, X2, Y2: Byte; T: TitleStr;
2283 TAttr, FAttr: Byte);2284 var
2285 W: WinRecPtr;
2286 begin
2287 ActiveWindow(False);
2288 New(W);
2289 with WA do
2290 begin
2291 Next := TopWindow;
2292 SaveWin(State);
2293 GetMem(Title,length(T)+ 1);
2294 TitleA := T;
2295 TitleAttr := TAttr;
2296 FrameAttr:= FAttr;
2297 Window(Xl,Yl, X2, Y2);
2298 GetMem(Buffer,WinSize);
2299 ReadWin(BufferA);
2300 FrameWin(T,DoubleFrame,TAttr, FAttr);2301 end;
2302 TopWindow := W;
2303 Inc(WindowCount);
2304 TextAttr := TAttr;
2305 ClrSCr;
2306 end;
2307 procedureCloseWindow;
2308 var
2309 W: WinRecPtr;
2310 begin
2311 if TopWindow<> nil then
2312 begin
2313 W := TopWindow;
2314 with WA do
2315 begin
2316 UnFrameWin;
2317 WriteWin(BufferA);
2318 FreeMem(Buffer,WinSize);
2319 FreeMem(Title,length(TitleA)+ 1);
2320 RestoreWin(State);
2321 TopWindow := Next;
2322 end;
2323 Dispose(W);
2324 ActiveWindow(True);
2325 Dec(WindowCount);
2326 end;
2327 end;
2328 { initialisation}
2329 begin
2330 set page(O);
2331 relativemode :=true;
2332 last key-code := 0;
2333 TopWindow:= nil;
2334 WindowCount:= 0;
2335 end.
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vtoil
** Output Stage of Precision Current Drive based DRIDRV1.sch rev Q2
.OPT ACCT LIST NODE OPTS NOPAGE RELTOL=.OOI
* Small-signal transfer function calculation assuming
* VIN is the input and V(14), the voltage at node 14, is the output .
.TF V(14) VIN
* AC analysis. The real and imaginary response of the circuit
* is calculated as the inputs are swept from 0.1 hertz to 10kHz
* The only AC input this circuit has is VIN. Linear analysis .
.AC DEC 20 O.IHZ 10000HZ
* Calculate transient response in 20 microsecond steps for 0.2s
.TRAN 20U 0.2
* The following statements describe the circuit to PSpice.
* VIN is the input. It has an amplitude during AC analysis
* of 1 volt, and changes from 0 to 1 volt for transient analysis
VIN 1 0 AC 1 PULSE(O 1 O.IM 0 0 1 1)
Rl7 1 2 10K
RIa 2 3 10K
C34 2 0 0.47UF
C35 3 0 0.47UF
C31 6 4 100PF
R16 5 4 150K
C30 6 5 O.OIUF
RIg 9 4 10K
R20 14 9 10K
R21 6 7 10K
R22 7 a 10K
C36 14 7 O.IUF
C37 a 0 O.lUF
Ll 10 11 10UH
R23 11 12 10
L2 12 100 aOOUH
RL2 100 13 40
C41 12 13 O.OIUF
R24 13 14 10
RSI 14 0 70
El 6 0 3 4 5MEG
E2 10 0 a 14 12000
.PROBE
.END
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vtoi2
*
* Output Stage of Precision Current Drive based on ORIDRVl.sch rev Q2
* Servo loop has additional 'noise' source
.OPT ACCT LIST NODE OPTS NOPAGE RELTOl=.OOI
* Small-signal transfer function calculation assuming
* VIN is the input and V(14), the voltage at node 14, is the output •
•TF V(14) VIN
* AC analysis. The real and imaginary response of the circuit
* is calculated as the inputs are swept from 0.1 hertz to 10kHz
* Only AC input this circuit has is VIN. This is a linear analysis ..AC DEC 20 O.IHZ 10000HZ
* Calculate transient in 20 microsecond steps for 0.1 seconds.TRAN 20U 0.1
* The following statements describe the circuit to PSpice.
* VIN is the input. It has an amplitude during AC analysis
* of 1 volt, and changes from 0 to 1 volt for transient analysis
* VIN I 0 AC 1 PUlSE(O 1 O.IM 0 0 I 1)
* VD 15 0 0
* voltage disturbance within loop
VD 15 0 AC 1 PUlSE(O 1 O.IM 0 0 1 1)VIN 1 0 0
Rl7 1 2 10K
RIa 2 3 10K
C34 2 0 0.47UF
C35 3 0 0.47UF
C31 6 4 100PF
RI6 5 4 150K
C30 6 5 O.OlUF
RIg 9 4 10K
R20 14 9 10K
R2I 6 7 10K
R22 7 8 10K
C36 14 7 O.IUF
C37 a 0 O.IUF
II 10 11 IOUH
R23 11 12 10
L2 12 100 aOOUH
Rl2 100 13 40
C41 12 13 O.OIUF
R24 13 14 10
RSI 14 0 70
ROllS 0 10M
RD2 16 0 10M
El 6 0 3 4 5MEG
E2 10 0 16 14 12000
* E3 allows inclusion of disturbance within servo loop at input to E2E3 16 0 a 15 1
.PROBE
.END
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vtoi3
** Output Stage of Precision Current Drive based on DRIDRVI.sch rev Q2
* 'Noise' may be added to output of El
.OPT ACCT LIST NODE OPTS NOPAGE RELTOL=.OOI
* Small-signal transfer function calculation assuming
* VIN is the input and V(14), the voltage at node 14, is the output .
.TF V(14) VIN
* AC analysis. The real and imaginary response of the circuit
* is calculated as the inputs are swept from 0.1 hertz to 10kHz
* Only AC input is VIN. This is a linear analysis .
.AC DEC 20 O.IHZ 10000HZ
* Calculate transient in 20 microsecond steps for 0.2 seconds
.TRAN 20U 0.2
* The following statements describe the circuit to PSpice.
* VIN is the input. It has an amplitude during AC analysis
* of 1 volt, and changes from 0 to 1 volt for transient analysis
* VIN 1 0 AC 1 PULSE(O 1 O.IM 0 0 1 1)
* VD IS 0 0
* voltage disturbance within loop at output of El
VIN 1 0 0
VD IS 0 AC I PULSE(O I O.IM 0 0 1 1)
R17 1 2 10K
R18 2 3 10K
C34 2 0 0.47UF
C35 3 0 0.47UF
C31 6 4 100PF
RI6 5 4 150K
C30 6 5 O.OlUFRIg g 4 10K
R20 14 g 10K
R21 16 7 10K
R22 7 8 10K
C36 14 70.IUF
C37 8·0 O.IUF
L1 10 11 10UH
R23 11 12 10
L2 12 lOa 800UH
RL2 lOa 13 40
C41 12 13 O.OIUF
R24 13 14 la
RSI 14 0 70
ROIlS 0 10M
El 6 0 3 4 5MEG
E2 la 0 8 14 12000
* E3 allows disturbance within servo loop at output of ElE3 16 0 6 15 1
.PROBE
.END
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scvtoi.cir
* Voltage-to-current converter using a switched capacitor
.OPT ACCT lIST NODE OPTS NOPAGE RElTOl=.OOl
* Calculate transient response in 50 microsecond steps for 0.06s
.TRAN 50U 0.06
* model almost ideal switch
.model sno vswitch(RON=100 ROFF=lE+10 VON=0.51 VOFF=0.49)
VIN 100 0 PUlSE(1.5 3.5 0.01 0 0 1 2) ; bias => -1 to +1
VBIAS 5 0 2.5V ; typically half range
VCl1 20 0 PUlSE(O 1 100U 0 0 300U 1M) ; 1kHz square wave
VCl2 21 0 PUlSE(O 1 600U 0 0 300U 1M) ; non-overlapping
* VCl1 20 0 PUlSE(O 1 100U 0 0 200U 1M) ; 1kHz square wave
* VCl2 21 0 PUlSE(O 1 400U 0 0 500U 1M) ; non-overlapping
.IC V(4,5)=-1 V(6,7)=-1 V(8,9)=-1 v(2,3)=2.7 ;initial bias conditionsEl 3 0 1 2 1E7 ; amplifier
RIN 100 1 22k ; input filter
.PARAM CF=l
CIN 1 0 {CF} ; filter capacitor
.STEP PARAM CF lIST O.lUF 0.22UF 0.33uF 0.47UF
RI 2 4 1k Integration time constantCl 3 2 1uF
C2 4 5 1uF
C3 6 7 1uF
C4 8 9 1uF
R2 10 8 100
R3 11 9 100
L1 3 12 500UH
REI 12 10 5
RE2 11 0 5
RREF 10 11 50
SW1 6 4 20 0 sno
SW2 7 5 20 0 sno
SW3 8 6 21 0 sno
SW4 9 7 21 0 sno ;
.PROBE
.END
hold capacitor
sample capacitor
feedback filter capacitor
feedback filter resistor
feedback filter resistor
coil
exagerated end effect of Rref
exagerated end effect of Rref
50 ohm reference resistor
normally open switch
normally open switch
normally open switch
normally open switch
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NANALOG
WDEVICES
High Accuracy, 22-Bit
Integrating AID Converter
ADl175K I
FEATURES
High Resolution: 22 Bits
Wide Dynamic Range: 133 dB
Low Nonlinearity:
Integral: ±0.5 ppm max
Differential: ±0.5 LSB max
High Stability:
Gain: ±1 ppm/·C max
Zero: ±0.5 mV/·C max
1NL: ±0.01 ppm/·C
DNL: ±0.0025 ppm/·C
High Throughput Rate: 20 Conversions/Second
Microprocessor Compatible Interface
Compact Modular Package
APPLICAnONS
Data Acquisition Systems
Scientific Instruments
Medical Instruments
Weighing Systems
Automatic Test Equipment
Test and Measurement Equipment
GENERAL DESCRIPTION
The AD1l7S is a very high resolution integrating AID converter
intended for applications that require the highest possible accu-
racy without sacrificing conversion speed, board space or modest
pricing. This converter provides the performance of large bench-
top or rack mount instruments in a compact, modular package.
The AD117S utilizes an auto-zeroed, multislope, integrating
principle that features 22-bit resolution with extremely low non-
linearity (Integral: :to.S ppm max and Differential: :to.S LSB
max). Temperature stability is specified at :to.S ppmrc maxi-
mum for gain (exclusive of reference), :to.S fJ.VrC maximum
for zero, :to.Ol ppmrc for integral nonlinearity, and
:to.002S ppmrc for differential nonlinearity.
The integration time is user selectable for maximum, line fre-
quency noise rejection at either 60 Hz or 50 Hz. The conversion
rate is 20 or 16 per second respectively, which is many times
faster than benchtop instruments of similar performance.
The nominal full-scale input range is :t 5 V; however, rated
accuracy is specified for inputs up to 10% over nominal, yield-
ing a total dynamic range of greater than 4.6 million to I. The
analog input is a high impedance, high CMRR, true differential
input pair. The input low operates within :t 100 mV of analog
ground and is used to sense signal low (at the source) to mini-
mize ground loop problems.
The output of the AD 1175 consists of four addressable 8-bit
bytes (STATUS and 3 DATA) presented at an 8-bit tri-stated
Part with standard chip select.
AD1l7SK FUNCTIONAL BLOCK DIAGRAM
'-----~ 4 CONyetet
1------(1)......
I------{. --
I------{J DONOTCQHHlCT
Several modes of operation are available and allow writing to
one of several addressable locations to program gain and offset,
or to initiate a conversion.
The AD 1175 requires no external components and operates
from :t 15 V de and +5 V de power. All digital inputs and out-
puts are LSTTL compatible. The 3.7" x 5.2" x 0.53" metal
case package provides excellent electrostatic and electromagnetic
shielding.
PRODUCT HIGHLIGHTS
1. The unpara1leled dynamic range, accuracy, linearity and sta-
bility of the AD 1175 represent a breakthrough for an AID
converter offering small size and modest cost. Only large,
expensive benchtop meters offer similar performance.
2. The AD1l7S converts approximately ten times as fast as digi-
tal meters with like performance.
3. The microprocessor interface of the ADl17S provides for
straightforward operation, but with the features required for
optimum system performance. Simple commands control off-
set adjust, gain adjust, external offset null and initiate con-
versions. The output bytes indicate input polarity, off-scale
condition and a variety of additional status information.
4. The AD1l75 is a complete AID converter including a preci-
sion internal reference, clock and integration capacitor. Off-
set and coarse gain adjust are bus controlled, while user
accessible trim potentiometers allow fine gain adjust and
:t full scale balance adjust.
5. Conversions may be made using either the offset and coarse
gain settings stored in internal nonvolatile memory, or new
settings made via the bus. The nonvolatile memory may be
updated on command with the new settings.
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SPECIFICATIONS
Model
(typical @ +25°C, Vs = ±15 V, VD= +5 V unless otherwise specified)
ADIl75K
RESOLUTION 22·Bits + 10% Ovemnge
(4,600,000 Counts) min
DYNAMIC RANGE 133 dB
ACCURACY
Integral Nonlinearity'
Differential Nonlinearity (~i 22 Bits)
Total Noise (Ref to Input, 95% Confidence)
=0.5 ppm FSR', max
=0.5 LSB, max
51'V p-p max
STABILITY
Gain TC (Excluding Reference)
Zero TC
Integral Nonlinearity TC
Differential Nonlinearity TC
= I ppm RDGrc, max
:!:0.5I'Vrc,.max
:!:0.01 ppm FSR'rc
:!:0.0025 ppm FSR'rc
POWER SUPPLY REJECTION RATIO (:!:15 V) :!:5 ppm FSR'N
WARMUP TIME
Relative Accuracy (for Rated Performance)
Full Rated Performance
15 Minutes
45 Minutes
REFERENCE
Ext<qjal Reference In
For Rated Performance
Maximum Input (Operating Only)
Reference Output
VolllIe
Output Resistance
Temperature CoeffICient
Drift with Time'
ht 15 Days Operating
After IS Days Operation
Noise, 0.01 Hz to 10 Hz (95% Coofidence)
User Reference Output
Gain (Referred to Reference In)
Current
Stability: Temperature CoeffICient
+6.95 V :!:2%'
+9.6 V
+6.95 :!:2%
2500
=0.4 ppmI"C (:!:0.8 ppml"C, max)
=1 ppmlDay
:!:25 ppm VlOOO hrs., max
I ppm pop, max
1.000 to 1.012'
~2 mA, max
:!:1 .. Vrc,max
THROUGHPUT RATE'
@ Intesrate Time of 1130 soc (60 Hz)
@ Intesrate Time of 1125 soc (SO Hz)
20 conversions/soc
16 conversions/soc
"NALDG INPUT CHARACTERISTICS
Voltage Range'"
Max V'NH (It Input Hi, Without Damage)
Max V'NL (at Input Lo, Without Damage)
Max V'NLR (Input Lo, for Rated Performance)
Input Resistance (Input Hi, or Input Lo)
Input Bias Current, Input Hi or Input Lo
(+ IO'C to + 5O'C)
Input Bandwidth 9
Small Sipal
Large Sipal
CMRR ,t de to 60 Hz
:!:S V Bipolar
:!:12 V
:!:3V
:!:IOOmV
lOOOMO
:!:10 nA, typ, :!:4OnA max
2.0 MHz
150 kHz
80 dB, min
ADJUSTMENTS
orrset (Prosrammlble)
Ranle
Resolution
Gain-Coanc (Propammable)'
Ranle
Resolution
Gain·Fine Range'"
Gain·Balance (: FuU Scale) Range'
:75 mV
I LSB Steps
<4.7V to >5.6 V
0.009% St.ps
:0.006% FS
:0.005% FS
DIGITAL LEVELS
Inputs
Low
Hilh
Outputa
Low(@4mA)
Hi8h (@ lOO 11A)
0.8 V max
2.0 V min
0.45 V max
2.4 V min
POWER REQUIREMENTS
Supply VolllIes (for Rated Accuracy)
:Vs
+VD
Supply Current Drain
@ :!:15V
After Warm·Up
During Warm·Up
@ +5V
:!:IS V (:!:0.3 Veach)
+5 V (-0.2 V to +0.4 V)
+55 mA, -70 mA
ISOmA
175 rnA
ENVIRONMENTAL
Rated Performance
Operating
Storage
10"<: to + SO'C, 70% RH
o to + 7O'C
- 25"<: '0 + 70"<:
MECHANICAL
Si..
Shieldin,
Wei,ht
3.7" x 5.2" x 0.53" max
E1cctrG$tatic,6 Sides
Elccuom ..... tie, 5 Sides
170 gram.
NOTES
IlntqnJ Nofthneariry is apecu!ed O\"ft' Ik auirc "'plI' SPM (NO",UNAL FULL·SCALE + 10M. OYcmnat).
II il sptcif.ed USII" the "End Poial" defiNtioa. w~ 1M aTOr il.1IWUI&Nd afler ftIDDrinc lhe of&ec emW and
the lain mon a' plUI and nwnaslull Kale.
ZFSR man. FuU Scale Ilanac "'hich • 10 voIIS.
JS"'alt ended. IfOI,Ind rclcmd.
<lAwrqc trend bnc.
5Adjustment is pufonncd via UIel' attaSibie to-nun mm polcntiomcltf.
6hucrntion Time il KI«'labie 10 tither 1/10 ICC' ror 60 Hz rc;eclioa. or illS ICC' 'or 50 Hz ftjection.
'Tht Nominal Analos Inpul VoItqe Rutt" :!,V. bul lbt ADII7S may becllibnttd 'or UlP'tt ¥OItaps rrom
r •. 7 V 10 ~_S.6 V and mainlain 'prcif'1td KCuncy oyer 1M a\Urc ..... iocNdiftIl I'"' _«lie 0'Im'anp.
Thererore. input yohqu of up 10 :-:6.16 V..,ilI be 1CCW"I1fI,. CCNl.vcned whn calibraled for :!'.6 V Nominal input.
'Coftftnu I«tion GAIN it dialWly ldiUMIbk .... tht dati bus. in ... olO.~ &om <4.710 >'.6V FS.
A \1Xr ICCCUibit IO-Nm mm poItntiomttcr ilibo provickd rot rIM GAIN adiuIt (:!O.OO6~ ranp).
All unlll 1ft ,,,tory calibrated rot d V Nominal FuJI SctIt to withaa e so tlV.
'Input BandwMIth spcc:irlCtlionl Itt 'Of tNt ..u .. lion wlthoul dil'Pnl.
Specifabon'subttct 10 dwlp without eobct.
OUTLINE DIMENSIONS
Dimensions shown in inchea and (mm).
(_nvtlAll1.
r Cl 1~~u,
~~~=.~.NI~IO~M~~~""~============\r=============WU~---r
I MALF·N.....OIUSS NONCONOUCTM I TOOt.OPlATtOI .... ~l NlADU--------01 ::.'~~".1111.11 •
--1,....,MA.WARNING! eJ
~~NS'TlVf OfV'CE
NOTE; SlE'Aae: 1-11' FOIlIllECOMMENOID$OCICn.
SEEPAOE ,_tI. FOIl EYALUAllON 1OAItO.
ASSEMBLY INSTRUCTIONS
CAUTION: This module is not an embedded assembly and is not hermeti-
cally sealed. Do not subject to a solvent or water"wash process that would
allow direct contact with free liquids or vapors. Entrapment of contaminants
may occur. causing performance degradation and perman.nt damage. Install
after any clean/wash process and then only spot clean by hand.
PIN DESCRIPTIONS
PIN SIGNAL Dl!8CRJPTION• CONVCMO Edem .. ConvertCommaftci
I RESET
_ ....____ -.-,up
• IOHzJiiiRi =:::::- ........~~:~:
7 DONOTCONNECT 1IMd0000,.,,_T ...• +IV DIgItoI _au.....,
1.10 DlGGND Ditlttl_C_' ....... TIodT __ ... onoaIJy'
11-1' D81H1117 ._O'......CL88_,
" AO AddreI .. 8Itz.,.20 AI _ .. 1It0000
21 RD READ
22 WR WRtT£
Z3 a CHlPSELECT
2' jUfi IUSY.R._.... ..... o ..... eom.n .....
25 DATARDY DATAREAOY...., ~'IVRTN.GNO ,.,......_Grouncl .....CotoCTlodT ... _' ...... otIy,
SI ANAINLO ,.,...... ........ Low
II ANAINHI A...... ' ..... ~Hlgh
II -IIV ......... AnoIotJPo_SuppJ,
12 SlGNAlRTN SIg ... R....... CN.. -eur-.Co","" _unci'
u foliV -AnoIotJ- .. ._..,.. USERREFOUT luff.... Output of .......... et REF ...
H REflN Ref.r.nce Input. NonNIIyCcmnecteti to REF OUT
II REFOUT ......... + •.• VRef_OU ....... Unbu_
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SAMTEC Part Number SSQ·122·03·G·S (2 Each Required
Per AD1l7S)
Available direct from the manufacturer or through distributors.
222'5", ~0.0t5. . '2.41
2.10 'SUI -- __L
aa •• auaaauuuuaaaa •••
T
\.~IIHmillIHII ~IBIm ~~
0.025 '0.641 SQ.-li--
0.100'2.501
NQTE
0.025"'0.641 SQUARE SOCKET STRIP. 22·PlN PQSITIONS
GOLD PLA TED CONTACTS AND P'NS. BOOY IS MOLDED
DUPONT RYNITE PET POLYESTER.
ARCHITECTURAL OVERVIEW
The ADII75 is a complete, precision analog-to-digital converter.
It consists of three major elements: a linearized, auto-zeroed
integrator, a single-chip microcomputer, and a custom CMOS
controllerlbus interface chip. (See Figure 1 ADII75 Functional
Block Diagram.)
Figure 1. AD1175 Functional Block Diagram
The conversion process is similar to the classic dual-slope tech-
nique, where the input signal is integrated during a whole num-
ber of line cycles (for line noise rejection) and then a digital
measurement is made of the time required for a known refer-
ence voltage to drive the integrator output back to zero (i.e., to
zero charge). Since the process begins with zero charge in the
integrator, and also ends there, we can express this function as
follows:
CHARGE IN .. CHARGE OUT
WHERE CHARGE,. Lt'dt .. ~ Ltv dt
LT... LT...OR ... R!., 0 V ... dt,. ~, 0 V .. , dt
LT...OR. •• 0 V ... dt = V." x T... (SINCE V .. , .. CONSTANT)
HENCE ... AVG. [v...l ,.T... {WHERE T IS MEASURED AND
V... T... V ... 80T ARE CONSTANT
Principle of Dual-Slope Conversion
Therefore, the ratio of the signal measured (its average value) to
the reference voltage, is equal to the ratio of the measured time
(to force the integrator back to zero charge) to the signal inte-
gration time (which is held constant).
The AD1l75 repeats the above sequence ten times during the
first 33-1/3 milliseconds of each conversion for a 60 Hz integrate
selection (40 milliseconds for a 50 Hz integrate selection). The
10 individual readings together with the result of a final, slow
(about 6 ms) vernier reference integration are summed. The
numeric result is then placed in the addressable output latches
and DATA is indicated as AVAILABLE. During the next ten
milliseconds, the integrator is reset and AUTO-ZERO nulls out II
offset errors in preparation for the next conversion.
The device status is indicated by the addressable STATUS byte
(busy, converting, data available, etc.), DATA READY and
BUSY are also indicated by logic levels at Pins 25 and 24,
respectively.
SIGNAL INPUT CONNECTIONS
The ANA IN HI and ANA IN LO pins comprise a true, high-
impedance, high CMRR, differential input pair. ANA IN LO
must be within ± 100 mV of SIGNAL RTN (Pin 62). The ANA
IN LO pin is used to remote sense the source low (ground) to
minimize system ground current related errors. Both HI AND
LO SIGNALS MUST HAVE A BIAS CURRENT PATH BACK
TO SIGNAL RTN. Figure 2 details the proper connections.
_IV
AD1175K
liEF OUT
Re, ...
~---,
I."Y I
I
I
I
12 ItGNALIIITN "~---*,
: IlIE NOT( ZI
I
I
_ ......J'''t'~'':=~J
Do
D.
mil
INiOTf
lUI...,
...,
..
NOTES
t, BOTH HIGH AND LQWSIONALS MUBT HAYE A BIAS CIJRRENT'ATH IlAClCTOGROUND
ATTHEAOII7I. • ANA IN LQ. SHOUUIIIB'ERENCE TO CIRQUND ,_RTNI AT THE
SIGNAlBOURc:I. VIA A MlNIMUMOFRESlBTANCE.
2. ·DIG OND· ANO· * IIV RTN. _. AREBTARCONNECTED WITHIN THECONYERTER.
AND INTENDED TO BESEPAAATEOUTSIOE OF THE CONVERTER. HOWEYER.IF .I5V
AND + IV POWER SHARE A SINGlECOMMONRETURN. THENTHATCOMMDN MUST IE
CONNECTEDTOTHE·.,'IVRTN.GND·PlNWHlCllMllBTRCONNECTEDVIA
HEAVYCOI'I'ER TO THE·DIG OND· PIN. ·SlGNALIITN·,PIN AIlS THE ·~RENT
CARRYING· GROUND. ONLY TO RUSED AS SHOWN AND ASGAQUNQ REfERENCE FOR AN
EXTEANALI. YSUPI'I.II!D REFERENC£SOUACE.
Figure 2. AD1175 Bus Driven Interface
Printed circuit board layout should insure that both analog
inputs (Pins 58 and 59) are guarded by copper which is tied to
SIGNAL RTN (Pin 62) on the front and back of the board.
Note that an offset error of up to one LSB per 120n of source
impedance can occur, due to input bias current, which may
approach 20 nA at elevated temperatures.
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REFERENCE CONNECTIONS
A very stable 6.95 V :!:2% internal reference is filtered and
brought out to REF OUT (Pin 66) of the converter. This output
should be tied to REF IN (Pin 65) to accomplish the specifica-
tions for initial absolute accuracy. REF OUT is a high imped-
ance output and should not be loaded in any way other than by
REF IN (Pin 65). A buffered version of the reference applied to
REF IN, and that which is used by the converter, is available at
USER REF OUT (Pin 64).
When makingratiometric measurements, where the source exci-
tation is derived from the converter reference, use the reference
signal present at USER REF OUT (Pin 64). The load applied to
Pin 64 should not exceed two milliamps. If an external reference
source is to be used, it should be applied to REF IN (Pin 65).
POWER SUPPLIES AND GROUNDS
The power supply pins are all well bypassed internally to their
respective common or ground pins. The converter is very toler-
ant of de and low frequency noise (sIOO s of Hz) on any of the
supplies, as evidenced in the power supply rejection specifica-
tions. High frequency noise (e l MHz) in excess of 10 mV on
the :!:15 V supplies could, however, degrade the converter's
performance.
To avoid large, digital-rate, circulating ground currents, the sys-
tem's analog supply common and that of the digital supply
should be kept separate and then tied together at the converter
by a heavy track (to supplement that which is internal to the
converter) from z 15 V RTN & GND (Pins 48 and 49) to DIG
GND (Pins 9 & 10).
If the logic supply and analog supply share a single common,
then that common should be brought to :!:15 V RTN & GND
(Pins 48 and 49) and then from these pins a heavy track should
be run to DIG GND (Pins 9 & 10).
RESET (Pin 5; Input)
After power-up and before access may be made to the converter,
a reset of the internal microcomputer must be accomplished.
The RESET (Pin 5) may be driven from an external source,
such as may exist in most computer-based systems, or it may be
connected to a simple RC circuit which will automatically gener-
ate a reset sequence upon power-up. See Figure 2 for the recom-
mended circuit.
When driven from an external source, RESET must be held
high for a minimum of 3 microseconds, but must not terminate
before the + 5 V logic supply and the :!:15 V analog supply have
been stable (> +4.7 V, and >:!: 11 V) for 300 microseconds,
60 Hz! 50 Hz (Pin 6; Input)
Pin 6 of the module selects either 33-1/3 milliseconds or 40 mil-
liseconds for the signal integration time. This input is internally
pulled up to 5 V via 10 kG and may be left open for 60 Hz nor-
mal mode rejection. The pin should be connected to Digital
Ground for operation in a 50 Hz line frequency environment.
CONY CMD (Pin 4; Input)
A negative logic transition on this input causes a MODCON
conversion to occur (see CALIBRATION section). A minimum
hold time of I.S J.t.S is required at both the High and the Low
states, to operate properly. The BUSY output (Pin 24) will not
respond, and BUSY (Bit 0) of the STATUS word will not be
indicated, but all other bits of the STATUS word will be active.
DATA RDY (Pin 25) will occur per Figure 8.
This input is provided to allow externally triggered conversions
which will use the temporarily programmed gain and offset val-
ues (or the start-up defaults if no changes have been made).
DATA ROY (Pin 25; Output)
This signal will go to logic "I" when any conversion's new data
has become stable in the output latches. It will remain high for
the duration of the auto-zero phase (about 10 milliseconds) and
go low at the end of that phase (at the end of BUSY).
BUSY (Pin 24; Output)
When a COMMAND byte is written to the microprocessor com-
patible port, this line is set low and remains low for the duration
of the converter's response to that command. It is the opposite
state of the BUSY bit within the STATUS byte.
THE BUS INTERFACE
The AD1I7S's 8-bit microprocessor-compatible interface consists
of an 8-bit, latched .tri-stated, bidirectional port and its associ-
ated control lines: Chip Select (CS), READ (RD), WRITE
(WR) and two address bits (AI and AO). Timing requirements
for the bus interface are shown in Figure 3, and the operation of
the interface is shown in Figure 4.
Wii ,'-1
cs r....il r--
::JIM~ -I~fAO.At X II
'"1 ~ -.I 1oNr-I)O.D7 )
PAAAMn~R D~!!!fi!2N MIN MAX UNITS._ WRPut .. WIdth 0.1 zo ~.
let", Chlp_ ••WRLow ...... Chlp_HoIdnm.
'.. AckkHS Setup time ••... Addr ... Hold n.... • ..
loo Data Se... TIme -. 5 ~.
loo ON Hold 11m. ZO
Write Cycle Timing Requirements
~IMI+ ....,j~r,:
AO.At---X I I t---
......4j teo -.j IoN I'
I)O.D7
PAAAMnU OlSCRII'TION gjA lUi DNIR
loo iiii Put .. WIdth '50
Ic_ Chlp_ ••iiiiLow ...... Chlp_HoIdT ....
tu _ ... SetupT_ •• ••'- AcIck ... Hold Time 0 ...... Oe.a V.W1lme lOO ..
loo Oat. Hold Time ID ..
Read Cycle Timing Requirements
Figure 3. Interface Timing Requirements
cs Ri) Wii At AO FUNCnoN
L L H H H High CONV D ... ByteJlEAD
READ
L L H H L Mid CONV Do'o Byte READ
L L H L H Low CONV Do •• Byte READ
L L H L L STATUS READ
L H L H H Unuled
WRITE
L H L H L Unused
L H L L H PARAMETER WRITE
L H L L L COMMAND WRITE
X H H X X
H X X X X
DEVICE NOT SELECTED
NOTE THAT X s DON'T CARE
Figure 4. Bus Control Functions
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BIT #
LSBMSB
23 22 21 20 19 18 17 16 15 14 13 J 5 4 3 2 1 0 HEX
POS. OVERLOAD 1 1 1 1 1 1 1 1 1 1 1 ~' 1 1 1 1 1 1 FF,FF,FF
+ 1.25 x FULLSCALE 0 1 1 0 1 0 0 0 0 0 0 , 0 0 0 0 0 0 68,00,00
+FULLSCALE 0 1 1 0 0 0 0 0 0 0 0 ~', 0 0 0 0 0 0 60,00,00
+1/2SCALE 0 1 0 1 0 0 0 0 0 0 0 1'/ 0 0 0 0 0 0 50,00,00
ZERO 0 1 0 0 0 0 0 0 0 0 0 .,' 0 0 0 0 0 0 40,0000
-1/2SCALE 0 0 1 1 0 0 0 0 0 0 0 ,. 0 0 0 0 0 0 30,00,00
-FULLSCALE 0 0 1 0 0 0 0 0 0 0 0 ~ 0 0 0 0 0 0 20,00,00
-1.25 x FULLSCALE 0 0 0 1 1 0 0 0 0 0 0 I' 0 0 0 0 0 0 18,00,00
NEG. OVERLOAD 1 1 1 1 1 1 1 1 1 1 1 'J 1 1 1 1 1 1 FF.FF,FF
Figure 5. Data Format III
OUTPUT DATA FORMAT
The result of a conversion is inade available in three 8-bit bytes
(addressed as shown in Figure 4). The numeric result is pre-
sented as an offset binary number, where the offset value is
equal to 2e22 (40,00,00 Hex), i.e., zero volts input yields this
numerical output. Therefore, the nominal plus and minus full
scale are 2e22 ±2e21, or 60,00,00 Hex and 20,00,00 Hex,
respectively. For inputs greater than approximately 1.3x nomi-
nal full scale, the converter will indicate an overload error (Bit 5
of the STATUS byte) and will also flag the occurrence by forc-
ing all "Is" in the conversion result, i.e., FF,FF,FF Hex. Bit
23 (MSB) cannot be a "I" for any legitimate conversion result,
so that bit is used to flag an overload. The data format is
depicted in Figure 5.
COMMAND BYTE
The COMMAND BYTE allows eight different instructions to
be given. Five of these will require that a parameter be loaded
into the PARAMETER* register prior to writing the command
register. The commands are written at address 00 (ADDRESS
lines Al and AO, Pins 20 and 19, respectively) while a parameter
is written to address 01. See Figure 4 for Bus Control Func-
tions. Figure 8 details command timing requirements.
The commands are described below, preceded by an opcode
name and the digital code (in hex). Figure 6 summarizes each
command and its execution time.
DEFCON {OO]
DEFault CONversion initiates a conversion, using the gain and
offset values which are stored in the nonvolatile memory (power-
up defaults).
MODCON {Ol]
MODified CONversion initiates a conversion using the gain and
offset values which have been modified (since power-up) as in
commands 02 through 07 below.
NEWOS {02]
NEW OffSet subtracts the result of the last conversion from all
subsequent MODCON conversions, i.e., acquire a new syscem
offset, The maximum range of this offset is 65,536 codes
(= ± 75 mV). Attempts to acquire an offset outside of this range
will be ignored and BIT 5 and BIT 6 (Overload and command
byte ERRor) will be set in the STATUS byte.
[NCR OS {03]
INCRease OffSet alters the offset (in LSBs) used by MODCON
in the positive direction by a.number between zero and 255 (dec-
imal), which has already been written to PARAMETER*.
"The PARAMETER register retains the last word written to it. Any subse-
quent commands will repeatedly use that PARAMETER until it is updated.
This may be performed repeatedly until a maximum offset of
+75 mV has been reached, as indicated by an OverioadIBIT 5
response in the STATUS byte.
DECROS{04]
DECRease OffSet alters the offset (in LSBs) used by MODCON
in the negative direction by a number between zero and 255
(decimal), which has already been written to PARAMETER*.
This may be performed repeatedly until a maximum offset of
-75 mV has been reached, as indicated by an OverloadIBIT 5
response in the STATUS byte.
[NCGAN {OS]
INCrease GAiN by NxO.OI%, where N (a decimal number
between 0 and 255) has already been written to PARAMETER*.
This miy be performed repeatedly until a maximum gain
«4.7 V full scale) has been reached, as indicated by an Over-
10adIBIT 5 response in the STATUS byte. Further INCGAN
commands will have no other effect.
DECGAN{06]
DECrease GAiN by NxO.OI, where N (a decimal number
between 0 and 255) has already been written to PARAMETER *.
This may be performed repeatedly until a minimum gain (>5.6 V
full scale) has been reached, as indicated by an OverioadIBIT 5
response in the STATUS byte. Further DECGAN commands
will have no other effect.
UPDATE {07]
Takes the current modified gain and offset values and writes
them to nonvolatile memory as the new start-up defaults. To
enable this function, decimal 165 (A5 in hex) must first be
loaded into PARAMETER* - failure to do so will result in an
ERRor (BIT 6) response in the STATUS byte.
Note: Codes other than 00 through 07 will do nothing, except cause an
ERRor (BIT 6) response in the STATUS byte.
EXECUTIONTIME
MNEMONIC FUNCTIONALDESCRIPTION (APPROXIMATEI
DEFCON Inltlat. a Conversion Using the Po_·Up SOm.
D.lault Offs.t and Gain
MO_DCON Inltlet •• Conversion Using the Modilled Offset SOms
and Gain Valu ..
NEWOS Subtr.ct Syst.m OIfs.t(L .. t Conv. R.sultllrom 120.. s
AllMODCONConversions
INCROS Incr•••• the Offset U.. d by MODCON 110...
Conversions
DECROS Decr.... the Off.. t Used by MODCON 110...
Conv.rslons
INCGAN Incr.... the Gain Used by MODCON 135...
Conversions
DECGAN Decr.... the G.ln Used by MODCON 13S.. s
Ct-nversions
UPDATE Writ. Most Recent ModlliedOHs.t6 G.ln 48ms
V.lues to Nonvolatll.Memory
Figure 6. Synopsis of Commands
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THE STATUS BYTE
The STATUS byte contains eight bits of information about the
current status of the AD1175. This byte may be examined by
the host processor at any time. The individual bits in the status
byte are assigned the following functions:
BIT 0 The BUSY bit is always set when the COMMAND
BYTE is written, and cleared when the initiated routine
has terminated. BUSY is also indicated at BUSY (Pin 24)
of the module.
BIT 1 The CONVerting bit is set when the converter is in the
active process of converting and computation. It is initi-
ated by writing DEFCON or MODCON to the
COMMAND-BYTE, or by a negative transition at
CONY CMD (Pin 4).
BIT 2 The Data AVailable bit indicates that a new conversion is
complete and the result is in the output latches. This bit
• sets to .. I" at the conclusion of the converting process
and remains .. 1" for the remainder of the minimum
AUTO-ZERO time (about 10 milliseconds). It is reset to
"0" at the end of BUSY.
BIT 3 The MODified bit, when set to "I," means that modi-
fied gain and offset values are being used for the current
conversion; i.e., a conversion initiated by MODCON or
an external signal at CONY CMD (Pin 4).
BIT 4 The VALue bit responds to COMMANDS 02 through
07 by setting to "I" at the end of BUSY, and remains
until the next write to the COMMAND byte. This bit
signals that a gain or offset value used by MODCON has
been altered, or that the current MODCON gain and
offset values have been loaded to nonvolatile memory as
the new power-up defaults.
BIT 5 The Overload bit will be set following any conversion
where the integrator has been exposed to an overload
voltage. Following commands 03 through 06, it indicates
that a parameter (gain or offset) has been incremented to
its maximum or minimum possible value (note that fur-
ther attempts to increment that parameter will not cause
an overflow or underflow). Also, following NEWOS (02)
command, this bit implies that an attempt was made,
and ignored, to acquire an offset outside of the allowable
range of ±75 mY.
BIT 6 The ERRor bit indicates one of the following: 1. A
COMMAND-BYTE was written which was not within
the allowable range of 00 to 07. 2. An update (07) com-
mand was attempted without the KEY number (165 dec-
imal) having first been written to PARAMETER at
ADDRESS 01. 3. A NEWOS (02) command was
attempted for a value outside the permissible range of
±32,768 codes (>75 mY) from zero.
BIT 7 The WaRMUP bit flags the three second time-out taken
by the converter following RESET, to allow the refer-
ence and auto-zero circuits to settle. The converter will
not convert during this time.
B5 B4 B3 B2 Bl BO
VAL MOD OAV I CONV I BUSYOl
Figure 7. The Status Byte
CALIBRATION
The AD1l75 is factory calibrated for plus and minus full scale
(2e21) to be within ±50 fLYof five volts, absolute. Since the
converter will operate within specifications for inputs up to ten
percent over nominal full scale, those inputs between :!:5.5 V
will be converted accurately. (See Figure 9 for typical linearity
vs. input voltage.)
To correct for system offset voltage (particularly larger offset
voltages - up to :!:75mY) the NEWOS (03) command subtracts
the result of the last conversion from all subsequent MODCON
conversions. If source noise is a concern when making the offset
adjustment, follow a single NEWOS command with multiple
MODCON conversions, average the results and adjust offset
incrementally using the INCROS (03) or DECROS (04)
commands.
The INCGAN 05 and DECGAN 06 commands are the coarse
gain increment and decrement controls, respectively. The mini-
mum gain attainable will require greater than 5.6 V to achieve a
full-scale output. At maximum gain, less than 4.7 V will be
required to yield a full-scale indication. The user accessible
GAIN AD] potentiometer is the vernier, or fine gain trim (10
turns, with a total adjustment range of about ±0.006 FS).
The modified offset and gain resulting from commands 02, 03,
04, 05 and 06 are used only when conversions are initiated by
MODCON (command 01), or conversions triggered by a nega-
tive logic transition at the CONY CMD (Pin 4 of the converter).
This pin requires a minimum hold time of 1.5 fLSat both the
High and the Low states in order to operate properly.
The GAIN AD] potentiometer changes the overall gain for both
positive and negative inputs. The BAL AD] potentiometer
changes the gain for positive inputs only and allows setting of
plus and minus full-scale tracking to within ± 1 ppm.
To Calibrate the AD1l75:
1. Attach a calibration source and set its output to zero volts.
2. Perform MODCON conversions and null out any observed
offset (via external computation, or by executing one or more
of the AD1l7S's offset controlling commands: INCROS,
DECROS and NEWOS).
3. Set the GAIN AD] potentiometer fully clockwise (10 turns,
i.e., maximum gain).
4. Apply a negative full-scale calibration voltage (-4.7 V to
-s.6V).
5. Using the INCGAN or DECGAN command, coarse adjust
the gain such that a subsequent MODCON conversion yields
a result just larger than minus full scale. In other words, a
subsequent DECGAN by 01 would just yield a result that is
less than or equal to minus full scale.
6. Adjust the GAIN AD] potentiometer to yield the precise
value desired by turning counterclockwise and observing con-
version results. When the correct gain is reached, rotate the
potentiometer about 3 degrees in the opposite direction to
remove the tension from its wiper.
7. Switch the polarity of the calibration source to positive.
8. Adjust the BAL AD] potentiometer to yield the same gain as
that achieved in Step 6 above.
9. Save the new offset value and coarse gain value, if you want
them to become the power-up defaults, by performing
UPDATE (Command 07).
Note: See the COMMAND BYTE section for details of com-
mand operation.
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ADl175K
33 113m.
SIGNAL INTEGRAlION
STATUS
BITS
COMMANDWRITE'
BUSY
CONV
__ 0 10 20 30 40 SOm.
BUSY --, I r-
!PlN241 ---n .
DATARDY n
!PlN251 ~ L-
a. COMMAND BYTE Initiated Conversion
VAL------'
1 {IfVOI.ol.chongod
or .....1 to tho MAXIMIN
In n n -m { r. ~~~5~~ot
ERR----------L----------
•NOTE:COMMANDWRITEAlwoy. Co.... Ro_ito of tho Entir. STATUSByto.
For E.. mp": "thl Overload Itt lOll is Set .. thl Relult 01. Conversion.
It Will Romain Sot in tho STATUSByto Until tho Nut COMMAND WRITE.
b. COMMAND BYTE Initiated Change to Gain and/or
Offset
CONVERT---, r---
COMMAND w
BUSY {INACTIVE
STATUS
BITS
CONV
MOD
I I
o 10 20 30 40 SOm.
BUSY I I!PlN241
DATARDy__n_
!PlN 251
INACTIVE
C. CONVERT COMMAND (Pin 4) Initiated Conversion
Figure 8. Command Timing Requirements
II2FS
,.__ INPUTVOLTAQE-
'OVERLOAD CONDITION IS INDICATED BY BIT 5 OF THE STATUS BYTE
AND A ., .. IN BIT 23 OF THE OUTPUT DATA BYTE.
Figure 9. Typical Linearity Transfer Function
FACTORY TESTING
Each AD 1175 converter is factory calibrated via test apparatus
designed and constructed by Analog Devices. The heart of the
test system is a digitally programmable voltage reference capable
of sub-ppm accuracy and stability. Calibration of the test system
is verified daily using the highest precision instruments commer-
cially available, e.g., FLUKE* model nOA Kelvin Varley volt-
age divider (accurate to within :to.l ppm') and model 732A de
secondary voltage standard (accurate to within :t 1.5 ppm of the
international volt'),
IBM PC INTERFACE
Figure 10 is an example of an AD1175IIBM interface suitable
for the IBM PC, XT or AT** personal computers. In this case,
the AD1175 is interfaced in the I/O space; I DIP switch con-
trols the specific location of the AD 1175 within the available
address. space.
•
Dl(oU:l
otl.JI
011.4,
D41A11
03' ....1
OJIA,.
Otl""
DOIAI).s.
AIIADI
.... 'AZlI
A71AZ41
"'fAHI
"IeAHI
MI.un
"ENIA,,)
tOW ,lUI
6'114'
AJIAZII
AZIAZt)
A1IAJO)
AOIAl1)
Figure 70. AD7775 to IBM PC/XT/AT Interface
'FLUKE is a registered trademark of John Fluke Manufacturing
Company, Inc.
"IBM PClXT/AT is a trademark of International Business Machines Corp.
'Traceable to the NATIONAL BUREAU OF STANDARDS.
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INTERFACING TO AN 8051 MICRO CONTROLLER
Figure 11 shows how the AD 1175 may be interfaced to an 80S1
microcontroller using a technique commonly called "byte
banging," where the control lines and data bus of a device are
manipulated under firmware control. This "byte banging" tech-
nique can be adapted to most microprocessors and is useful in
situations where a conventional bus structure is either nonexist-
ent or unavailable for use. I
The ADll7S's data bus is connected to the 8051 using I/O lines
P2.0 through P2.7. The address lines AOand Al are connected
to I/O lines Pl.O and Pl.l respectively. The RD/ and WRllines
are connected to PI.2 and PI.3. The CS/line of the AD 1175 is
grounded when it is the only device connected to the 8051, but
multiple AD1l7Ss could easily be connected in the same way if
each CS/line were separately controlled.
~., -...,\,
,0.(, ~ ..'". r ~a'u,. 12II1II
'U(J ~II ADn71
""~ >-; 017_MSI
'U~ ~ .......~ ........~ .....,......~~
~ ..."';!i
...''!; ~ ::.lSI....~'
Figure 1,. SimpleAD1175 to B051 Interface
To initialize the interface, first write" 1"s to the port pins con-
nected to the data bus and the RD/ and WRI control lines. This
puts the 80S1 110 lines into a lightly "pulled up" state, simulat-
ing a tri-stated condition on the bus to insure that neither RD/
nor WRI are selected:
INIT: SETB PI.2
SETB P1.3
;D1SABLE ROt
;AND WRI
,
MOV P2, #OFFH ;SET P2 TO ALL ONES
To write a command to the AD1l7S, first set the state of the
Pl.l and Pl;O lines for the address corresponding to the byte to
be written to (OO=COMMAND BYTE, OI=PARAMETER).
Set the P2 port to the command data, then strobe the WRlline
by first clearing the Pl.3 line and then setting it:
WRCMD: CLR Pl.O ;FIRST CLEAR AOAND Al
CLR Pl.l ;TO POINT TO CMD BYTE
;
MOV P2, #00 ;00 IS THE OPCODE FOR
;A DEFAULT MODE
CONVERSION
;
CLR P1.3 ;STROBE THE WRI LINE
SETB Pl.3 ;ONE TIME
;
MOV P2, #OFFH ;SET DATA BUS TO
;ALL ONES
To read a byte from the ADIl75, first set the Pl.O and Pl.Ilines to
point to the address of the byte desired. Bring the RD/line low,
reading the contents of P2. Return the RDtline high:
RDSTAT: CLR .Pl.O ;POINT TO STATUS BYTE
CLR Pl.l
CLR PI.2
MOV A,P2
SETBP1.2
,
;BRING ROt LINE LOW
;READ CONTENTS OF BUS
;RESTORE ROt LINE HIGH
'Note that the 8051 microconuoller does contain a conventional bus struc-
ture; the "byte banging" interface shown here is presented as an example of
an alternative technique.
AC5005
... an IBM PCIXT/AT Compatible
Evaluation Board for the ADl175K
FEATURES
Compatible to IBM PC/XT/AT* or Equivalent
Menu-Driven Demonstration Software
Full Documentation
Example Listings of BASIC Programs
Schematic
Assembly Drawing
Complete Set of Tools to Evaluate the AD1175K 22-Bit
Resolution Integrating AID Converter
APPUCATIONS
Laboratory DVM
Product Test and Measurement
Analytical Instrumentation
Material Analysis
Seismic Analysis
GENERAL DESCRIPTION
The ACSOOSis an evaluation board for Analog Devices'
AD1l7SK and is designed to plug directly into the backplane of
an IBM PClXT/AT and compatibles. The ACSOOSis offered as
a support tool to enable users to easily and quickly evaluate
Analog Devices' AD1l7SK 22-bit multi-slope integrating AID
converter. The ACSOOScomes with a demonstration program
written in BASICA that com~ely exercises the functions of
the ADl17SK and emulates a 6 In- digit DVM. The onboard
multiplexer allows selection via software from four differential
analog input channels. A set of ten digital 110 lines are available
to the user for control of lamps and actuators as well as to test
switch positions. The ACSOOSplugs directly into an IBM PC or
compatible. Anned with an IBM PC and an AC500S evaluation
board, the user is ready to execute the demonstration program
and evaluate the operation of the AD1l7SK.
A user's guide provides the user with all the information
required to put the ACSOOS/AD1l7SK pair into operation. The
schematic of the ACSOO5is provided as an example of how to
interface the AD1l7SK to a computer bus. The AC5005 is very
easy to configure. It has one set of DIP switches to select the
board's base address and one set of jumpers to select either
50 Hz or 60 Hz line cycle. All the tools needed to evaluate the
ADIl75K come with the ACSOOS.There is even a short exam-
ple program listing written in BASIC to demonstrate the ease of
programming the AD1l7SK.
PRODUCT HIGHLIGHTS
I. Plugs directly into IBM PClXTtAT or compatibles.
2. Evaluates the AD1l7SK 22-bit multi-slope integrating AID
converter without having to build a breadboard or prototype.
3. Comes complete with software and programming examples to
exercise all of the ADIl7SK's functions and emulate a 6 112
digit DVM.
4. AC5005 schematic and assembly drawing are provided to be
used as examples of how to interface theAD 1175K to a
microprocessor bus.
5. Turnkey solution for laboratory measurement and analytical
instrumentation.
·IBM PClXTtAT is a tsademark of International Business Macbines Corp.
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VISHAY Hermetically-sealed Precis.ion Power andCurrent Sensing Resistorsb '®... to e precise
VISHA Y MODELS VHP-3, VHP-4
The basic features of Vishay Bulk Metal® foil resistors
such as tight resistance tolerance, fast response time,
low TCR, and exceptional long-term stability are
available for power-circuit applications. Non-inductive
design, current sensing applications, deflection
amplifiers, constant current power supplies, forced
balance electronic scales, graphic display computers,
character generation on CRT's, electron beam controls
etc. The standard heat-sinking T03-configuration case
can be screw mouted directly on a metal chassis for
maximum heat-transfer capability. All-welded construc-
tion ensures maximum reliability.
VHp·3'Rn. Range
TIghtest Resistance Toleranc.' TCR
500 to <SOK ±0.01% ±5 ppml'C
250 to <500 ±0.02% ± 7 ppml'C
100 to <250 ±O.OS% ± 10 ppml'C
50 to <100 to.l% t 13 ppml'C
20 to <50 to.25% ±20 ppml'C
10 to <20 ±0.5% ±25 ppml'C
0.50 to < 10 tU)%
0.250 to <0.50 ±2.0%
0.10 to <0.250 ±5.0% ±50 ppml'C
O.OSOto < 0.10 N.A. N.A.
'Weight • 15 ems. max. tVHP-4available only up to 5000.
STANDARD IMPRINTING AND DIMENSIONS
VHP-3 VHP-4
.I56(DIA)
(+ 3.9)
ll~l'Note: Dimensions are in Inches (millimeters)
Case not active; insulators not required; mounting hardware not supplied.
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Hermetically-sealed metal case protects against en-
vironmental conditions and insures excllent long-term
stability.
FEATURES
• Temperature Coefficient of Resistance - Nominal TCR3:
+0.6ppm/oC (O°C to +25°C); -0.6ppm/oC (+25°C to
+60°C); +2.2ppm/oC (-S5°e to +25°C); -1.8ppm/oe
(+ 25°C to + 125°C)
• Standard TCR Spread from Nominal-: ±1.5 ppm/oC (OOeto
+25°C and +25°C to +60°C); ±2.0ppm/oC (-55°C to
+ 25°C and + 25°C to + 125°C)
• Maximum TCR Spread from Nominals: ± 2.5ppm/oC (O°C to
+25°C and +25°C to +60°C)
±2.3ppm/oC (-55°C to +25°C and +25°C to +125°C)
• Selectect TCR Tracking: O.Sppm/oC
• Load-Life Stabilty:
0.01% Maximum 6 R, 3 watts on heat sink at 25°C.
0.05% Maximum 6R, 10 watts on heat sink at 25°C.
For 3 watts, free air, 6R's above not applicable.
• Shelf life stability 5ppm/year
• Power Rating:
10 watts on heat sink at 25°C.
3 watts, free air at 25°C.
• Resistance Tolerance (Initial Resistance Accuracy):
±0.01 % tightest to ±5.0% loosest
• Resistance range: 0.050 to 80KO
• Current Noise: <0.025 .uV (RMS)/volt of Applied Voltage
• Thermal EMF:
0.5 V/cC (lead effect), 4)1 V/watt (power effect).
• Non-Inductive Design: Standard
VHN·tRII. RInge
Tlghtnt Resldance Tolerance' TCR
100 to <5000 to.Ol% ±5 ppml'C
50 to <100 to.02% ±S ppml'C
20 to <50 ±O.OS% ±S ppml'C
10 to <20 ±O.l% ± 10 ppml'C
0.50 to <10 ±0.25% ± 15 ppml'C
0.250 to <0.50 ±0.5% ± 20 ppml'C
0.10 to <0.250 ±'.O% ± 25 ppml'C
O.OSOto < 0.10 ±2.0% ±30 ppml'C
STANDARD MARKING
ARRANGEMENT
TO.J CAP
Model No.
Res. Val.
Res. rot.
Date Code
Ex: 85 30
1-
.430 (10.92)
Year Week
'". 375 (9.53) - VHP-4
Appendix B Precision resistor
"VHP-3" SPECIFICATIONS2/TABLE II
Stability
Load-Life at 2000 Hours 0.05% Maximum .1R under full
rated power of 10 Watts at 25°C
Shelf-Life 0.0005% (5ppm) Maximum6R1Year
Power Rating at 25°C 10 Watts or 3 Ampsl-Heat Sink'
At Ambient ~~mperature 3 Watts or 3 Amps'-Free Air{See Graph II
Current Noise <0.025iLV (RMS)lVolt of Applied
Voltage (- 32dB)
High-Frequency Operation
Rise/Decay Time 1.0ns @ lkn
Inductance' (L) O.liLH Maximum; O.OBiLHTypical
Capacitance (C) 1.0pF Maximum; 0.5pF Typical
Voltage Coefficient <.lppmIV'
Operating Temperature
Range - 55°C to + 175°C
Hermeticity 10.1 Atmospheric cc-sec.
Maximum Working Voltage'O 600V
Thermal EMF" ~.~ iLVfoC m(~:ead effect)4.0 iLV/watt er effect)
POWER RESISTOR ENVIRONMENTAL
PERFORMANCE COMPARISON/TABLE III
VHP-3
Method MII-R-39009B TyplcaP
Test Para" limits Test Datall
TEST GROUP I
Conditioning 4.7.2 ±0.2% +O.OS(J 0.03%
TEST GROUP II
Reslltance Tamperature 4.7.4 <1(J:
Characteristic" ±100ppm/oC; See
(-SS·Cto + 125·C) 1(J to 19.6(J; Graph VI±50ppm/oC;
2:201l;
±30ppm/oC
Temperature" 4.7.5 ±O.S% +O.OS!l 0.01%
(2 hours 0 17S·C)
Low-temperature Storage 4.7.17 :to.3% +O.OS(J 0.005%
DWV (7S0V@ atmos. press.) 4.7.6 ±0.2% +O.OS!l 0.005%
tnsulation Resistance 4.7.7 10'1.111 >'0'1.11}
Low-temperature Operation 4.7.8 ±0.3% +O.OS(J 0.01%
Momentaryoverload" 4.7.9 ±0.3% +O.OS(J 0.03%
(5 sec. 0 750V rms)
Moisture Resistance 4.7.10 :to.S% +0.051} 0.02%
Terminal Strength 4.7.11 ±0.2% +O.OS(J 0.005%
TEST GROUP III
Shock - Medium Impact 4.7.12 ±0.2% +O.OS(J 0.005%
(Post-test DWV @ 750V)
Vibration - High-Frequency 4.7.13 ±0.2% +0.0511 0.005%
(Post-test DWV @ 750V)
TEST GROUP IV
Life - 10 wattl lor 4.7.14 ±1.0% +0.0511 0.01%
2,000 hours @ 25°C
(80% power lor - - 0.04%
2,000 hours @ 70°C)
TEST GROUP V
High-Temperature Exposure 4.7.15 ±1.0% +o.oS(J 0.05%
(2,000 hours @17S0C)
PART NUMBER SYSTEM
Please specify Vishay VHP-3 resistors as follows:
Example: VHP-3
I
Model No.
21_5K
Resista~ce Value
0_01%
I
Tolerance
Resistance Value Designation is not encoded on this product.
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VISHAY MODELS VHP-3, VHP-4
a: tOO
~ 75
55°C
GRAPH II
Power Derating Curve
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a Standard military presentation 01power derating
NOTES.
I. Standard Resistance toierances-:l:O.Ol%; :1:0.02%; :1:0.05%; to.I%; to.25%;
:I:0.5%; :I: 1.0%; :I:2.0%; :I:5.0% (:1:0.005%tolerance avanabteon special order).
2. Maximum Is 1.0% A.Q.L. atandard lor all specifications except TCR. (For
TCR Inlormatlon, see notel 3-7.)
Typical is a designera relerence which represents that 85% of the units
supplied, over a long period 01 time, will be at least the ligure shown
or better.
3. Vishay Nominal TCR Is delined as the chord slopes of the relative
resistance/temperature (RT) curve Irom OoC to +2SoC and +2SoC to
+ 60°C (" Instrument" Range); and Irom - 55°C to + 25°C and + 25°C to
+ 1250C ("Military" Range). These specilications and the definition of
Nominal TCR apply to all resistanca values Including low-value resistors.
4. VIShar Standard TCR Spread la defined as a designers referencewhich represenls
that a least 92'MI of the units, and B2'MI of the Iota, supplied by Vishaywill be within
thallatad band centered on the nominalcurve. ThisdeflnUIonof theV,shayStandard
TCRSpreadfrom Nominalappliesto all resistancevalues.However,as the resistance
valuedecreases below 600, thaVlshayStandardTCRSpreadfromNominalspeclftca·
- tlon star1l to Incre.... (Sea Graph VIII pege 3).
5. Vishay Maximum TCR Spread Is defined as the 30' (sigma) limit of a normal
Gaussian distribution (99.73% of a production lot) which is within a band,
centered on the nominal curve. This Vlshay MaxImum TCR Spread is no
greater than ±2.Sppm/oC from nominal throughout the full temperature
range. This definition 01 the Vishay Maximum TCR Spread from Nominal
applies to all resistance values. However. as the resistance value
decreases below 8011, the Vishay maximum TCR Spread from Nominal
speCIficationstarts 10 increase.(SeeGraph VIII page3).
6. Whichever Is lower.
7. Heat sink chassis dimensions and requirements per Mil-R-39009/1B:
Inche. mm
L: 6.00 152.4
W: 4.00 101.6
H: 2.00 SO.8
T: 0.04 1.0
8. Inductance (L) due mainly to the leads.
9. The resolution limit 01 existing test equipment (within the measurementcapabllUy
01 the equipment, or "_tIaIfy zero. '')
10. Not to exceed power rallng of reslslor.
11. ~V/'C relates to EMF due to lead temperaturedifference and~Vlwall due 10 power
applied to the resistor.
12. The VHP-3 test data as compared to Mil-R-39009 is shown for illustration
purposes. Vishay test conditions that deviate from the Mil test method
are noted within parentheses.
13. Maximum speCifications.Sea VHP-3and VHP-4Tabulation p. t2.
14. Maximum ambient temperature rating is + USoC.
15. Maximum overload rating Is 15 Watts (5x rated power in free air; I.Sx
rated power on heat sink), with applied voltage not to exceed 7S0V.
16. AA'. are as shown pfus .00010 to allow Ior_t errors at low resistance values.
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